-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueBreaking High-speed Material Constraints
Do you need specialty materials for your high-speed designs? Maybe not. Improvements in resins mean designers of high-speed boards can sometimes use traditional laminate systems. Learn more in this issue.
Level Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Cadence Paper: Automating Inter-Layer In-Design Checks in Rigid-Flex PCBs
May 25, 2016 | Ed Hickey, Cadence Design SystemsEstimated reading time: 10 minutes
New In-Design Inter-Layer Checks Prevent Frustrating Iterations
For today’s flex and rigid-flex designs, PCB designers need to be able to perform comprehensive in-design interlayer checks of the non-conducive layers in rigid-flex PCBs, shortening the design cycle by minimizing ECAD/MCAD iterations and lowering overall end-product costs. Errors should be flagged as soon as they are created, following a correct-by-construction methodology that helps designers avoid excessive iterations and expensive respins. An actual view of what is being built can allow designers to visualize their layout stack-up based on zones. With an accurate picture, designers can perform more accurate DRCs, receive better feedback, and provide better data to the MCAD tool for fabrication (Figure 5).
Since there are many different materials and different rules a PCB designer needs to deal with, enabling and specifying rules for the combination of layers should be intuitive and easy. A simple step-by-step process (Figure 6) involves:
- Selecting the layer by choosing the desired checkbox in the layer matrix
- Selecting the rule
- Setting the value
- Defining a label that means something to the designer
- Setting the DRC display layer
- Adding a description for the rule (rules should be preserved in the tool)
Users should be able to run inter-layer checks online or offline and in batch mode. When running the checks online, the user simply sets the rules and should be able to run the DRC and view DRC results.
Most EDA tools have long supported rigid-flex PCB designs. Ideally, the latest versions of these tools need to address new challenges stemming from multiple board layers, while providing a wide breadth and depth of in-design checks covering more than 30 new native flex and surface finishes layers (Figures 7 and 8). Users should also be able to incorporate their own layers for the tool to check, so they don’t have to wait for tool updates.
Cadence’s Allegro® 17.2 PCB design portfolio automates inter-layer, in-design checks in rigid-flex PCBs, providing the capabilities discussed in this section. By allowing you to perform DRCs for various non-electrical flex layers, the tool helps to save time and avoid respins. The tool also supports real-time concurrent team design, so multiple PCB designers can work on the same PCB design database.
How much time a PCB designer can save using the rigid-flex design capability versus performing manual DRCs (and going through iterations with the fabricator) is proportional to the complexity of the design. Aside from time savings, another benefit from using the capability is the ability to prevent omissions or other errors that could impact PCB design quality and overall cost. After all, problems that are discovered by the fabricator will naturally be more costly and time consuming to resolve due to the rework and iterations needed.
Page 3 of 4
Suggested Items
Indium Experts to Present on High-Temperature, Lead-Free Solder Paste and High Reliability Liquid Metal Alloys Poster at ECTC
05/16/2024 | Indium CorporationIndium Corporation Research Associate Kyle Aserian will deliver a presentation at the 74th Electronic Components and Technology Conference (ECTC) on May 31, in Denver, Colorado.
Indium Experts to Present at Electronics in Harsh Environments SMTA Conference
05/13/2024 | Indium Corporationndium Corporation Technical Manager for Europe, Africa, and the Middle East, Karthik Vijay, will deliver a technical presentation and Indium Corporation Senior Technologist, Dr. Ronald Lasky, will deliver both a workshop and technical presentation at the Electronics in Harsh Environments SMTA Conference on May 14-16 in Copenhagen, Denmark.
Connect the Dots: Designing for Reality—The Pre-Manufacturing Process
05/08/2024 | Matt Stevenson -- Column: Connect the DotsI have been working with Nolan Johnson on a podcast series about designing PCBs for the reality of manufacturing. By sharing lessons learned over a long career in the PCB industry, we hope to shorten learning curves and help designers produce better boards with less hassle and rework. Episode 2 deals with the electronic pre-manufacturing process. Moving from CAD (computer-aided design) to CAM (computer-aided manufacturing) is a key step in PCB manufacturing. CAM turns digital designs into instructions that machines can use to actually build the PCB.
AIM Solder Signs Shinil Fl Ltd. as New Distributor for Korea
05/08/2024 | AIM SolderAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce a new distribution partnership with Shinil Fl Ltd., a prominent supplier of technological solutions in the SMT and semiconductor sectors.
Indium Corporation to Showcase HIA Materials at ECTC
05/07/2024 | Indium CorporationAs an industry leader in innovative materials solutions for semiconductor packaging and assembly, Indium Corporation® will feature its advanced products designed to meet the evolving challenges of heterogeneous integration and assembly (HIA) and fine-pitch system-in-package (SiP) applications at the 74th Electronic Components and Technology Conference (ECTC), May 28‒31, in Denver, Colorado.