Reading time ( words)
Join the Silicon Valley IPC Designers Council at TTM San Jose for an educational "Lunch 'n Learn" meeting on October 13 from 11:30 am to 1:30 pm. Speaker Julie Ellis, field applications engineer with TTM Technologies, will discuss “Printed Circuit Board Cost-Adders.”
A designer is faced with many challenges when planning their printed circuit board to achieve a balance of performance, quality and reliability versus cost. Unfortunately, the cost of a printed circuit board increases with size, thickness, number of layers, features, and technical difficulty.
Throughout this presentation, Julie will discuss basic design guidelines for standard production—as opposed to advanced capabilities—and how they affect the number of required processes and, therefore, cost. She will also discuss costs related to material utilization, fixed premiums for smaller lines/spaces and tolerances, and variable costs of high speed materials, drilling, and multiple lamination cycles. Lastly, Julie will show increasingly complex stack-ups to demonstrate how cost factors relate to the additional processes. You will learn the correlation between requirements and costs to help you make better design choices.
To RSVP, click here.
TTM San Jose
340 Turtle Creek Court
San Jose, CA 95125
Andy Shaughnessy, Design007 Magazine
PCB Carolina 2018, the one-day tabletop show based in Raleigh, North Carolina, drew quite a crowd to the McKimmon Conference and Training Center at NC State University on November 7. Show managers Tony Cosentino, Randy Faucette, and Lance Olive (all employees of the Better Boards service bureau) said that this year’s event showed signs of growth compared to the 2017 show, which was also larger than the previous year. They estimated that about 1,000 people attended this year, and they expect another increase in attendance in 2019.
Nolan Johnson, PCB007
During PCB West 2018, I spoke with Dan Fernsebner, product marketing group director, and Hemant Shah, product management group director for enterprise PCB products, both with Cadence Design Systems, about their new software launch—DesignTrue DFM Ecosystem. Fernsebner and Shah also address recent technical papers from Cadence on Industry 4.0, IPC-2581, system-level design, and return-path analysis and management.
Dan Beaulieu, D.B. Management Group
Over the course of his career, Mark Thompson, CID+, engineering support at Prototron Circuits, has evaluated thousands of data packages and delivered numerous talks to designers and engineers about how to create the perfect package. In the spirit of “garbage in, garbage out,” data packages must be perfect to create quality boards. Learn all this and more in The Printed Circuit Designer’s Guide to… Producing the Perfect Data Package!