Flexible Thinking: The Benefits of Employing a Standard Grid Pitch in Design


Reading time ( words)

Since the time of their introduction, area array packaging such as BGAs, area array CSPs, and wafer-level packages have been extolled for their ability to simultaneously improve product performance and assembly yield while reducing overall system cost. Because of these important advantages, the industry was enticed to adapt to area array packaging. The benefits of area array interconnection became abundantly clear when it was realized that the previous generation of packaging solutions based on peripherally leaded packaging concepts would not carry the electronics industry into the future.

As peripherally leaded packages grew in size to support increasing pin counts required by more highly integrated ICs, the packages began sapping device performance while consuming more PCB real estate. Area array packages were promptly recognized as a highly promising solution however there were lots of unanswered questions relative to manufacturing and inspection of these new devices. There was some knowledge but it was limited to OEMs who had embraced area array methods for internal designs.

The industry at large needed to jump on the learning curve and overcome its fear of the unknown. One of the most vexing concerns at the time (and arguably still today) is that terminations beneath the area array package were unseeable. Given the fact that then, as today, solder joints were a major cause of failure, there was much consternation over the quality of the joints. New equipment and methods, such as x-ray inspection, were applied and the industry made rapid progress in developing materials and processes that assuaged those fears and allowed the industry to continue to design and manufacture ever improved products at lower costs.

However, in the industry’s rush to take immediate satisfaction of the benefits of area array packaging, it collectively failed to consider some highly significant overall benefits made possible by area array packaging—the potential to design assemblies with every component having terminations that could land on a standard grid.

To read this entire article, which appeared in the February 2017 issue of The PCB Design Magazine, click here.

Share


Suggested Items

Jan Pedersen: CircuitData Enhances Current Data Formats

04/11/2018 | I-Connect007 Editorial Team
During the Design Forum at IPC APEX EXPO 2018, Jan Pedersen, senior technical advisor for the PCB broker Elmatica, gave a presentation on CircuitData. The language is designed to help facilitate other design data transfer formats such as Gerber, ODB++, and IPC-2581. Jan spoke with Managing Editor Andy Shaughnessy and Contributing Technical Editor Happy Holden about how this open language works with the existing data formats, as well as the need to eliminate paper documents from design process, and how the industry can help shape this open-source language.

Julie Ellis: TTM’s Interface Between Designer and Fabricator

04/04/2018 | Barry Matties, Publisher, I-Connect007
As a field application engineer for TTM, Julie Ellis sees the problems that can occur between circuit board designers and manufacturers. Barry Matties spoke with Julie at the AltiumLive event in Munich about the age-old problem of throwing designs “over the wall,” the trend towards HDI, and what advice she would give new designers.

Part 2: EIPC’s 2018 Winter Conference in Lyon, Review of Day 1

02/19/2018 | Pete Starkey, I-Connect007
We continue with the rest of Pete Starkey’s report on Day 1 of the EIPC Winter Conference in Lyon, France. Included in this segment are presentations by Ventec, Ericsson, TTM and others, plus photos of their evening tour of Alstom.



Copyright © 2018 I-Connect007. All rights reserved.