Mentor Paper: DDR4 Board Design and Signal Integrity Verification Challenges


Reading time ( words)

This Mentor white paper, originally presented at DesignCon and nominated for a best paper award, includes an investigation of DDR4's Pseudo Open Drain driver and what its use means for power consumption and Vref levels for the receivers.

This paper also examines a DDR4 system design example and the need for simulating with IBIS power aware models versus transistor level models for Simultaneous Switching Noise characterization.

To download this paper, click here.

Share

Print


Suggested Items

Todd Westerhoff on the Value of Solid Design Skills

01/21/2020 | Andy Shaughnessy, Design007 Magazine
Andy Shaughnessy recently caught up with Todd Westerhoff, product marketing manager for Mentor’s HyperLynx signal integrity (SI) tools. Todd discusses some of the challenges that he and his customers are facing and why good design skills have more influence on a PCB than any software tool.

Meet John Watson, I-Connect007 Columnist

01/21/2020 | I-Connect007 Editorial Team
Meet John Watson, CID, one of our newest I-Connect007 columnists! John has been in the electronics industry for 40 years, with 20 of them being in PCB design, and is now a senior PCB engineer for Legrand Corporation. Read "Elementary, Mr. Watson" in Design007 Week Newsletter.

The World of PCBs: Anything But Boring

01/17/2020 | Andy Shaughnessy, Design007 Magazine
Andy Shaughnessy had the chance to catch up with Megan Teta, CID+, product manager of design and education services at Insulectro. Megan explains why she’s excited to become more involved in training and why the world of PCBs is anything but boring, contrary to popular opinion.



Copyright © 2020 I-Connect007. All rights reserved.