Mentor Paper: DDR4 Board Design and Signal Integrity Verification Challenges


Reading time ( words)

This Mentor white paper, originally presented at DesignCon and nominated for a best paper award, includes an investigation of DDR4's Pseudo Open Drain driver and what its use means for power consumption and Vref levels for the receivers.

This paper also examines a DDR4 system design example and the need for simulating with IBIS power aware models versus transistor level models for Simultaneous Switching Noise characterization.

To download this paper, click here.

Share

Print


Suggested Items

Just Ask Happy: Calculating Trace Temps in a Vacuum

07/07/2020 | I-Connect007 Editorial Team
We asked for you to send in your questions for Happy Holden, and you took us up on it! The questions you've posed run the gamut, covering technology, the worldwide fab market, and everything in between. Enjoy.

Book Excerpt: Thermal Management With Insulated Metal Substrates, Part 2

06/16/2020 | I-Connect007 Editorial Team
The following is an excerpt from the second half of Chapter 1 of "The Printed Circuit Designer's Guide to... Thermal Management With Insulated Metal Substrates," written by Ventec International Group’s Didier Mauve and Ian Mayoh. In this free eBook, the authors provide PCB designers with the essential information required to understand the thermal, electrical, and mechanical characteristics of insulated metal substrate laminates.

Book Excerpt: Power Integrity by Example

06/10/2020 | I-Connect007 Editorial Team
The following is an excerpt from "The Printed Circuit Designer's Guide to... Power Integrity by Example," written by Fadi Deek of Mentor, a Siemens Business. In this free eBook, Deek addresses problematic issues within electronic transmissions, and presents a variety of simulations and analyses in every chapter.



Copyright © 2020 I-Connect007. All rights reserved.