-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueIPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
Boost Your Sales
Every part of your business can be evaluated as a process, including your sales funnel. Optimizing your selling process requires a coordinated effort between marketing and sales. In this issue, industry experts in marketing and sales offer their best advice on how to boost your sales efforts.
The Cost of Rework
In this issue, we investigate rework's current state of the art. What are the root causes and how are they resolved? What is the financial impact of rework, and is it possible to eliminate it entirely without sacrificing your yields?
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
International Wafer-Level Packaging Conference Keynote Presenters Announced
July 26, 2017 | IWLPCEstimated reading time: 2 minutes
The SMTA and Chip Scale Review are pleased to announce the Keynote Presenters for the 14th annual International Wafer-Level Packaging Conference. The IWLPC will be held October 24-26, 2017 at the DoubleTree by Hilton Hotel in San Jose, California.
Subramanian Iyer, Ph.D., Distinguished Chancellor's Professor, Electrical Engineering Department, University of California, Los Angeles is scheduled to give the keynote presentation on the first day of the conference on “Packaging without the Package: A More Holistic Moore's Law.” With the well-documented slowing down of scaling and the advent of the Internet of Things, there is a focus on heterogeneous integration and system-level scaling. Packaging itself is undergoing a transformation that focuses on overall system performance through integration rather than on packaging individual components. The University of California proposes ways in which this transformation can evolve to provide a significant value at the system level while providing a significantly lower barrier to entry compared with a chip-based SoC approach that is currently used. More importantly it will allow us to re-architect systems in a very significant way. This transformation is already under way with 3-D stacking of dies, Wafer level fan-out processing, and will evolve to make heterogeneous integration the backbone of a new SoC methodology, extending to integrate entire Systems on Wafers (SoWs). Professor Iyer will describe the technology his team uses and their results to-date. This has implications in redefining the memory hierarchy in conventional systems and in neuromorphic systems. These concepts are extended to flexible and biocompatible electronics with medical engineering applications.
Richard (Kwang Wook) Bae, Vice President, Corporate Strategy & Planning, Samsung Electro-Mechanics, will deliver the keynote on the second day, entitled "Samsung's FOPLP: Beyond Moore.” Innovation and economics in semiconductor fabrication have followed Moore’s Law in past decades. However, as front-end processing is facing physical limits and the economic advantage described by Moore’s Law is fading, innovation in back-end processing has become critical. As the industry moves “Beyond Moore,” two questions come to mind: 1) What is the next-generation of packaging, and 2) What features should it have? Related to these topics are a discussion of the characteristics of the fan-out business and the advantage of Samsung’s fan-out panel-level packaging (FOPLP).
Han Byung Joon, Ph.D., Chief Executive Officer, STATS ChipPAC is scheduled to give the keynote presentation in the afternoon on the second day of the conference on “Innovative Packaging Technologies Usher in a New Era for Integration Solutions.” Rapidly evolving demands for greater system performance, increased functionality and reduced form factor are driving three key paradigm shifts in the industry. First, product miniaturization and the modularization of functionality is accelerating growth in system level integration. Second, increasing I/O densities and complex integration requirements in a smaller form factor are leading to a wide range of 2.5D and 3D fan-out wafer level packaging solutions. Third, Chinese fabless customers are requiring sophisticated packaging technologies to be competitive with the top international players. Dr. Han will discuss these important paradigm shifts and how wafer level technology is a key enabler for innovative integration solutions in smartphones, Internet of Things and wearable devices, data storage, networking and automotive electronics.
Registration for IWLPC is now open online, click here www.iwlpc.com.
Suggested Items
Reducing Nitrogen Consumption in Convection Soldering with Rehm Thermal Systems' Patented Mechatronic Curtain
03/28/2024 | Rehm Thermal SystemsCurrent developments indicate a need for larger throughput heights due to the trend towards e-mobility, which in turn increases nitrogen consumption for process inertization. Rehm Thermal Systems responds to this issue with an innovative solution: the mechatronic curtain.
Intel Announces New Program for AI PC Software Developers and Hardware Vendors
03/27/2024 | Intel CorporationIntel Corporation announced the creation of two new artificial intelligence (AI) initiatives as part of the AI PC Acceleration Program: the AI PC Developer Program and the addition of independent hardware vendors to the program.
SEMI ESD Alliance 2024 CEO Executive Outlook to Explore the Evolving RISC-V Movement and Semiconductor Design Ecosystem
03/27/2024 | SEMIKey executives from leading semiconductor EDA and IP companies will gather to discuss the latest industry trends, challenges and opportunities Thursday, May 9, in Santa Clara, California at the annual CEO Executive Outlook, hosted by the Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community, and Keysight Technologies. Registration opens soon.
CentraTEQ to Showcase Wide Range of Vibration & Environmental Test Systems at Battery Tech Expo 24
03/26/2024 | CentraTEQEnvironmental and vibration test specialists CentraTEQ are excited to be exhibiting at the upcoming Battery Tech Expo, scheduled to take place at Silverstone on April 25, 2024.
SEMI 3D & Systems Summit To Spotlight Trends In Hybrid Bonding, Chiplet Design And Environmental Sustainability
03/26/2024 | SEMILeading experts in 3D integration and systems for semiconductor manufacturing applications will gather at the annual SEMI 3D & Systems Summit, 12-14 June, 2024,