Advanced Copper Plating Process for Any Layer Via Fill Applications with Thin Surface Copper


Reading time ( words)

Abstract

Copper-filled microvias are a key technology in high-density interconnect (HDI) designs that have enabled increasing miniaturization and densification of printed circuit boards for the next generation of electronic products. Compared with standard plated through holes (PTHs), copper-filled vias provide greater design flexibility, improved signal performance, and can potentially help reduce layer count, thus reducing cost.  Considering these advantages, there are strong incentives to optimize the via filling process.

This article presents an innovative DC acid copper via fill formulation, for vertical continuous plating (VCP) applications which rapidly fills vias while minimizing surface plating. For instance, a 125 µm x 75 µm via was filled with just 10 µm copper deposited on the outer layer surfaces. X-ray diffraction studies were done to obtain information about the grain structure (texture) of the deposit. Based on determination of the Lotgering factor, the study shows that the (111) plane has a slight preference (Lotgering factor ~0.2) over other typical planes (e.g., 200, 220, and 311). X-ray diffraction (XRD), focus ion beam (FIB), and scanning electron microscopy (SEM) data show that there is no significant change in the grain structure even after the bath was aged up to 150 Ah/L. This formulation contains no harmful formaldehyde, which was classified in 2016 by the European Union as a carcinogen, thereby restricting its use in electroplating formulations. These regulations in the future, could expand into other regions as well. Therefore, having no formaldehyde is an added advantage for safe operation and waste disposal.

To read the full version of this article which appeared in the June 2018 issue of PCB007 Magazine, click here.

Share

Print


Suggested Items

Dissecting the IPC Regional Survey on PCB Technology Trends

07/15/2019 | I-Connect007 Editorial Team
Sharon Starr, Denny Fritz, and Mike Carano talk about the global 2018 IPC Technology Trends Report released early this year—the size of the survey, how it was conducted, the general findings, and regional differences. They also shared their takeaways and regional insights, and the industry outlook over the next five to 10 years.

An Examination of Glass-fiber and Epoxy Interface Degradation in Printed Circuit Boards

07/12/2019 | Bhanu Sood, Michael Osterman, and Michael Pecht, Center for Advanced Life Cycle Engineering
Multilayer organic laminates, which make up over 90% of the interconnecting substrates in electronics (standard FR-4 represents 85% of the substrates used for laminates), can develop a loss of electrical insulation resistance between two biased conductors due to conductive filament formation.

PCB Reliability: Via Design

07/12/2019 | Greg Ziraldo, Advanced Assembly
When considering the long-term reliability of a PCB, you must take into account any vias on your board. While an invaluable and essential part of board design, vias introduce weaknesses and affect solderability. This article will discuss vias, the potential concerns that are introduced into your board through their implementation, and how to minimize those concerns to acceptable levels.



Copyright © 2019 I-Connect007. All rights reserved.