PCB Design Challenges: A Package Designer’s Perspective


Reading time ( words)

The challenges faced by the PCB designers of today are significant. If we examine the breadth of designs, we find ever-increasing data rates and more high-speed signal routing that drive additional challenges meeting signal-quality requirements, including reflection signal loss and crosstalk issues. At the same time, designers are being asked to complete designs in shorter cycle times and in smaller form factors. They must come up with new and more complex routing strategies to better control impedance and crosstalk. Manual implementation is often time-consuming and prone to layout errors. Designers have an increased need for pre-layout simulation to evaluate the design early on and establish routing strategies.

Designers are faced with conflicting requirements. The PCB designer is expected to do more with less space. The overall density of designs is increasing. Balanced against cost constraints, the PCB designer may leverage high-density interconnect (HDI) technology to compress the design into the available space, which in turn increases the likelihood of signal integrity issues. Cost pressures may force the PCB designer to reduce layer count or, at the very least, stay within the layer count that has been budgeted.

The PCB designer finds himself in a constant battle to converge on a design that meets all the design constraints. EDA vendors have provided a suite of various tools and automation to assist with the manufacturing constraints and physical and signal integrity physics of the design—breakout tools, route feasibility and estimation, timing and delay match, HDI-compliant design, and flex and embedded component design. Without a doubt, the challenges are significant for the PCB designer. If the constraints cannot be surmounted with technology, perhaps the solution is to work smarter.

So, rather than looking at some of the advanced additive technologies and other PCB manufacturing capabilities that could enable us to work at a significantly finer pitch, albeit at a higher cost, let’s focus on those capabilities that allow us to work smarter. As an IC packaging EDA engineer, I argue that working collaboratively with the system design and packaging engineers is one way we can enable denser designs that are completed faster, while still meeting signal integrity and power integrity requirements. Doing so requires more pre-planning and pre-analysis of the design, specifically looking at breakout patterns from the high pin-count devices, the critical signal typologies and routing schemes, and an up-front analysis of the critical signals within the design.

To read this entire article, which appeared in the August 2018 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Altium Prepares for Munich Show as Growth Continues

01/17/2019 | Andy Shaughnessy, Design007 Magazine
It’s been just two months since the AltiumLive event drew several hundred designers to San Diego, California, and Altium is already gearing up for the next show in Munich, Germany (January 15–17, 2019). I recently spoke with Chris Donato, VP of global sales for Altium, about the upcoming AltiumLive show as well as the company’s growth over the past few years.

Susy Webb: The History and Future of the Designers Council

01/02/2019 | Andy Shaughnessy, Design007 Magazine
When we started planning this issue on the IPC Designers Council, I knew I’d have to speak with design instructor Susy Webb, a longtime DC member and currently an executive board officer. I asked Susy to discuss how she first got involved with the DC, why designers should join their local chapter, and what the future holds for this group.

Calculation of Frequency-Dependent Effective Roughness Dielectric Parameters for Copper Foil Using Equivalent Capacitance Models

01/02/2019 | Marina Y. Koledintseva, Metamagnetics Inc.*, and Tracey Vincent, CST of America
Knowledge of the correct parameters of laminate PCB dielectrics refined from any copper foil roughness impact and the proper foil roughness characterization are important constituents of modeling high-speed digital electronics designs.



Copyright © 2019 I-Connect007. All rights reserved.