Embedding Components, Part 7—Semiconductor Placement and Termination Methodologies


Reading time ( words)

Progress in developing high-density embedded-component substrate capability has accelerated through the cooperation and joint development programs between many government and industry organizations and technical universities. In addition to these joint development programs, several independent laboratories and package assembly service providers have developed a number of proprietary processes for embedding the uncased semiconductor elements.

Developers have found that embedding the semiconductors on an inner layer of the PCB or package substrate directly in line with active and passive components mounted on the outer surface ensures that the conductor interface between related components will be minimized.

There are a number of methods used for interconnecting uncased semiconductor components. Semiconductor elements can be mounted onto the core substrate in the faceup orientation or facedown. When placing the die with the active surface of the die facing up, termination will likely adopt copper-plated microvia methodology. Meanwhile, facedown placement will enable the direct interface to land patterns provided on the designated layer of the circuit structure

As noted in Part 6 of this series, the semiconductor fabrication process initially furnishes the die with aluminum bond pads on its perimeter for the traditional wire-bond interface process.

Faceup Semiconductor Termination

Both gold wire-bond and ribbon-bond processes may be applied for completing the die-to-substrate interface. In preparation for this process, a cavity is provided in the substrate (typical of that described in Part 4) to provide clearance for both the die attach and terminal interface. The faceup attachment method traditionally adopts an adhesive material (liquid epoxy or film) for initially attaching the die to the substrate’s surface. Termination lands are positioned on the upper layer of the cavity in line with the wire-bond termination sites on the die element.

To read this entire column, which appeared in the January issue of Design007 Magazine, click here.

Share

Print


Suggested Items

AltiumLive Frankfurt 2019: Rick Hartley Keynote

11/25/2019 | Pete Starkey, I-Connect007
Introduced by Lawrence Romine, Altium’s VP of corporate marketing, as a “low impedance presenter with a passion for his topic,” Rick Hartley delivered the opening keynote at the AltiumLive 2019 European PCB Design Summit in Frankfurt, Germany. Pete Starkey provides an overview of Hartley's presentation, entitled “What Your Differential Pairs Wish You Knew."

Why Does the PCB Industry Still Use Gerber?

11/07/2019 | Karel Tavernier, Ucamco
Every so often, I hear technologists ask why so many PCB designers still use Gerber. That is a fair question. Ucamco has over 35 years of experience in developing and supporting cutting-edge software and hardware solutions for the global PCB industry. Our customers—small, medium, and large PCB fabricators—include the electronics industry’s leading companies, and many of them have been with us for over 30 years. We are dedicated to our industry and excellence in everything we do, which includes our custodianship of the Gerber format.

Communication, Part 5: Internet Impedance Calculators for Modeling

11/05/2019 | Steve Williams, The Right Approach Consulting LLC
Bob Chandler of CA Design and Mark Thompson of Prototron Circuits address how new engineers use internet impedance calculators for modeling (e.g., formulas versus recipes) in Part 5 of this series. Do you use impedance calculators that you found on the internet? Read on!



Copyright © 2019 I-Connect007. All rights reserved.