-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Design Rule Checks Cut Down Board Respins
September 24, 2019 | Rebecca Lord and John McMillan, Mentor, a Siemens businessEstimated reading time: 1 minute
PCB designs commonly undergo multiple respins as a result of inconspicuous signal integrity (SI), power integrity (PI), and electromagnetic interference (EMI) violations. At an average cost of nearly $28,000 per respin, ensuring that a given design meets its performance, time to market, and cost goals is imperative. To help eliminate complicated and difficult-to-diagnose layout violations, some PCB tool suites offer unique electrical design rule checks (DRC).
When using DRC analysis as part of the PCB design process, engineers can ensure that their PCBs fall within the proper constraints for a multitude of different, advanced electrical design rules. The DRC tool contains fully-customizable SI, PI, EMI, and safety rule checks that enable designers to quickly identify and correct violations well-before starting the manufacturing process. By running DRC analysis, it is possible to eliminate error-prone manual inspection and reduce costly design respins that impact the product’s time to market and the company’s profitability.
To illustrate the power of utilizing a PCB design tool with tightly-integrated DRC analysis, we will use the BeagleBone Black as an example. The BeagleBone Black is a low-power, open-source, single-board computer produced by Texas Instruments and commonly used by both developers and hobby enthusiasts alike. This development board consists of a TI Sitara processor, providing a combination of performance, power, and peripherals to help drive down system cost, simplify design, and expand connectivity within the overall BeagleBone Black design. In addition to the TI Sitara processor, the board consists of 512 MB DDR3 RAM and 2GB of flash as well as a number of physical interfaces and other features.
Tightly Linked DRC and PCB Layout Interfaces
Because the layout and DRC tools are fully integrated, a PCB design can be loaded into DRC directly from the PCB layout window. The rules within DRC are sorted into specific categories—SI, PI, EMI, and safety. And each individual rule contains a descriptive overview page, making it easy for designers to select the most important tests to run on their PCB layout.
To read this entire article, which appeared in the August 2019 issue of Design007 Magazine, click here.
Suggested Items
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
On the Line With... Podcast Talks With Cadence Expert on Manufacturing
04/18/2024 | I-Connect007In “PCB 3.0: A New Design Methodology: Manufacturing” Patrick Davis returns to the podcast to talk about design rules. As design considerations become more and more complex, so, too, do the rulesets designers must abide by.
Designing Electronics for High Thermal Loads
04/16/2024 | Akber Roy, Rush PCB Inc.Developing proactive thermal management strategies is important in the early stages of the PCB design cycle to minimize costly redesign iterations. Here, I delve into key aspects of electronic design that hold particular relevance for managing heat in electronic systems. Each of these considerations plays a pivotal role in enhancing the reliability and performance of the overall system.