-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Sign Up For Mentor’s July 21 Webinar: FPGA-PCB Co-design
July 9, 2020 | Mentor, a Siemens businessEstimated reading time: 1 minute
Today’s leading-edge systems require a modern FPGA I/O optimization interface that enables you to quickly perform pin swapping and layout-based I/O optimization within the PCB design flow. Fact is, the lack of, or poor FPGA I/O optimization often leads to longer routing cycles and longer trace lengths which in turn result in the need for additional signal layers and vias which can impact signal integrity. A design tool flow with FPGA I/O Optimizer technology eliminates the barriers between FPGA and PCB designers and provides “correct-by-construction” FPGA I/O assignment allowing pin swapping and layout-based I/O optimization within the PCB process.
The ability to read in, export and synchronize FPGA designers’ HDL and constraint files ensures full consistency during the iterative concurrent design process. Incidentally, it also allows creating high pin count FPGA PCB parts ready for instantiation in minutes. Modern FPGA I/O optimization helps you not only accelerate design time-to-market, but also reduces manufacturing costs.
In this webinar by Mentor, a Siemens business, attendees will learn how modern FPGA I/O optimization can help you not only accelerate design time-to-market, but also reduce manufacturing costs.
What Attendees Will Learn
- How to create a multi-thousand pin FPGA part in minutes
- How to enable collaboration between FPGA and PCB designers
- How to optimize FPGA pin assignment in the context of the PCB layout
Who Should Attend
- Electrical engineers
- PCB designers
- Engineering managers
- Anyone interested in FPGA-PCB co-design
Date/Time
July 21, 2020
2-3 PM London Time
July 21, 2020
2-3 PM Eastern Time (US)
To register for this webinar or for more information, click here.
Suggested Items
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
Fujitsu, METRON Collaborate to Drive ESG Success
04/24/2024 | JCN NewswireFujitsu Limited and METRON SAS, a French cleantech company specializing in energy management solutions for industrial decarbonization, today announced a strategic initiative to contribute to the realization of carbon neutrality in the manufacturing industry.
Real Time with... IPC APEX EXPO 2024: Final Finishes and IC Substrate Manufacturing
04/24/2024 | Real Time with...IPC APEX EXPOEditor Marcy LaRont and Richard DePoto, Uyemura's Business Development Manager, engage in a comprehensive discussion about the positive aspects of the show, the benefits of RAIG in final finishes, and the hurdles faced when upgrading your surface finish. Also discussed are the role of Uyemura's MEC pretreatment agents in IC substrate manufacturing and the importance of collaboration and knowledge sharing.
Women MAKE Awards Recognizes GlobalFoundries’ Jennifer Robbins and Katelyn Harrison for Manufacturing Excellence
04/24/2024 | GlobalFoundriesThe Manufacturing Institute (MI)—the workforce development and education affiliate of the National Association of Manufacturers—honored two outstanding women from GlobalFoundries (GF) at their annual Women MAKE Awards. Jennifer (Jenny) Robbins, Senior Director, Central Facilities, was recognized as a 2024 Women MAKE Awards Honoree, while Katelyn Harrison, Senior Integration Engineer, was honored as an Emerging Leader.
GlobalFoundries Commits to Achieving Net Zero Emissions and Carbon-Neutral Power by 2050
04/23/2024 | GlobalFoundriesGlobalFoundries (GF) is furthering its commitment to sustainable operations and fighting climate change with the announcement of two new long-term goals to achieve net-zero greenhouse gas (GHG) emissions and 100% carbon-neutral power by 2050.