Cadence Achieves PCIe 5.0 Specification Compliance for PHY, Controller IP in TSMC Advanced Technologies
June 27, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that its PHY and Controller IP for the PCI Express® (PCIe®) 5.0 specification in the TSMC N7, N6 and N5 process technologies have passed certification tests from PCI-SIG® at the industry’s first event for PCIe 5.0 specification compliance held in April. The Cadence® solutions were tested to their full potential and complied with the full speed of 32GT/s for PCIe 5.0 technology. The compliance program provides designers with testing procedures to assess that the PCIe 5.0 interfaces on their system-on-chip (SoC) designs will operate as expected.
The Cadence IP for PCIe 5.0 technology consists of a PHY, companion controller and Verification IP (VIP) targeted at SoC designs for very high-bandwidth hyperscale computing, networking and storage applications. With Cadence’s PHY and Controller Subsystem for PCIe 5.0 architecture, customers can design extremely power-efficient SoCs while accelerating time to market.
“We are pleased Cadence has certified its comprehensive IP family for compliance with the PCIe 5.0 protocol on TSMC’s advanced processes,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “Our continued close collaboration with Cadence is helping our mutual customers meet the stringent power and performance requirements and accelerate silicon innovation with leading-edge design solutions benefiting from TSMC’s advanced technologies.”
“With the lowest power consumption in the market as validated by our customers, Cadence’s certified PHY and Controller IP for PCIe 5.0 enables them to develop extremely power-efficient SoCs,” said Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “With our multi-lane subsystem-on-a-chip solution, our customers can see IP compliance being achieved in form factors that match their target applications.”
“Consistent with previous testing, Cadence’s PHY and controller test chips for the PCIe 5.0 specification showed robust performance in compliance tests on our Xgig exerciser and analyzer platform,” said Tom Fawcett, senior vice president and general manager, Lab & Production Business Unit, VIAVI Solutions. “Cadence is at the leading edge of high-bandwidth hyperscale SoC IP, and their successful track record in PCI-SIG compliance events should project continued confidence in their solutions and the technology as a whole.”
“Intel is dedicated to industry-wide innovation and rigorous compatibility testing through the open PCI Express standard,” said Jim Pappas, director of Technology Initiatives, Intel Corporation. “Cadence’s latest PHY and Controller IP demonstrate their commitment to PCIe 5.0 performance and interoperability with our 12th Gen Intel Core and 4th Gen Intel Xeon Scalable platforms.”
“As a long-standing PCI-SIG member, Cadence plays a role in the advancement of PCIe technology,” said Al Yanes, President and Chairperson of PCI-SIG. “By participating in the compliance program, Cadence is helping to further the continued adoption of the PCIe architecture.”
The Cadence IP for PCIe 5.0 architecture supports the company’s Intelligent System Design™ strategy, which enables advanced-node SoC design excellence. The PCIe 5.0 Design Kits for TSMC’s N7, N6 and N5 process technologies are available for licensing and delivery now. Cadence’s comprehensive portfolio of design IP solutions in the TSMC advanced processes also includes 112G, 56G, die-to-die (D2D) and advanced memory IP solutions.
Suggested Items
Keynote Preview: Reshaping our Engagement With the World
03/28/2024 | Shawn DuBravac, IPCThe widespread integration of AI across various sectors is broadening its impact, from revolutionizing healthcare with Smart solutions to transforming homes into intuitive spaces, highlighting its crucial role in boosting efficiency and addressing complex challenges. In healthcare, we're witnessing a trend toward personalized care with AI-driven devices like intelligent pillows to mitigate snoring, sophisticated sleep monitors, and innovative patient monitoring systems.
Indium Corporation to Present, Exhibit at EPP InnovationsFORUM
03/28/2024 | Indium CorporationIndium Corporation is set to present and exhibit at EPP InnovationsFORUM, one of Europe’s premier single-day electronics manufacturing forums, on April 17 in Leinfelden-Echterdingen, Germany. Topic areas for 2024 will include AI, automation, sustainability, and quality.
Accenture Invests in Sanctuary AI to Bring AI-Powered, Humanoid Robotics to Work Alongside Humans
03/27/2024 | BUSINESS WIREAccenture has made a strategic investment, through Accenture Ventures, in Sanctuary AI, a developer of humanoid general-purpose robots that are powered by AI and can perform a wide variety of work tasks quickly, safely and effectively.
AT&S Well Prepared to Benefit from AI Boom
03/26/2024 | AT&SThe rapid progress in the development of artificial intelligence promises to revolutionize all areas of daily life in the coming years. In order to operate such AI systems, an enormous amount of computing power is required, which is provided by a vast network of data centres.
The IMAPS Show: A Conversation with John Andresakis
03/26/2024 | Marcy LaRont, PCB007 MagazineOn the last day of the IMAPS Device Packaging Conference, Marcy LaRont sat down with industry veteran John Andresakis of Quantic Ohmega, who attended the conference this week. Not his first time at this event, he talked about the conference, advanced technology, and trying to get the word out about the advanced packaging substrates solution Quantic is offering.