IWLPC 2014 to Feature Advanced Packaging Tutorials


Reading time ( words)

The 2014 International Wafer-Level Packaging Conference to be held this week, from November 11-13, in San Jose, California, will also feature application-oriented tutorials that are structured to combine field experience with scientific research to solve everyday problems.

The tutorials are offered on November 13, and will feature the below topics:

  • Wafer Level Packaging for MEMS and Microsystems -- Challenges and Opportunities (To be presented by Leland "Chip" Spangler, Ph.D., Aspen Microsystems, LLC).
  • Wafer Level-Chip Scale Packaging (WL-CSP) (To be presented by Luu Nguyen, Ph.D., Texas Instruments).
  • 3D IC Integration and Packaging (To be presented by John H. Lau, Ph.D., ASM Pacific Technology).
  • Achieving High Reliability for Lead-Free Solder Joints - Materials Consideration (To be presented by Ning-Cheng Lee, Ph.D, Indium Corporation).

Click here to register

Share


Suggested Items

Defect Features Detected by Acoustic Emission for Flip-Chip CGA/FCBGA/PBGA/FPBGA Packages and Assemblies

10/11/2016 | Reza Ghaffarian, Jet Propulsion Laboratory, California Institute of Technology
The C-SAM (C-mode scanning acoustic microscopy) is the preferred method for finding "air gaps" such as delamination, cracks, voids, and porosity. This paper presents evaluations performed on various advanced packages/assemblies especially flip-chip die version of ball grid array/column grid array (BGA/CGA) using C-SAM equipment.



Copyright © 2018 I-Connect007. All rights reserved.