Lead-free Compatible OSPs: What Does This Really Mean?


Reading time ( words)

Introduction

The setting: Early 2008. Many fabricators and EMS providers are continuing to push programs for RoHs compliance. This, of course, requires electronic assemblies to be, among other things, free of lead-bearing materials. To adopt such a program, the surface finish, component finish and the solder used in assembly must be lead-free. While the questions surrounding these issues are many, one in particular appears more frequently: How do we know that a particular finish is truly lead-free soldering compatible? This particular question is being addressed by one of the IPC standards writing committees responsible for developing an industry standard specification of organic solderability preservatives (OSP).

The Nature of the Beast

The IPC committee made up of a cross-section of suppliers, PWB fabricators, OEMs and EMS companies is working to complete the development of IPC-4555 (standard for OSP). This committee is developing a protocol to test OSP coatings for lead-free (high-temperature) compatibility. The protocol requires that copper coupons coated with the OSP would be subjected to three lead-free reflows, then tested for wettability with an appropriate wetting balance instrument. It should be noted that after the coupons are processed through the OSP solution, the coupons shall be rinsed with DI water and dried at 105°C. Following the protocol of the ANSI-JSTD-003B, the samples shall be fluxed using the standard 0.5% activated flux and immersed in SAC305 at a temperature of 255°C for 10 seconds. Further:

  • Ten samples per test shall be run.
  • The mean and standard deviation of the maximum force achieved shall be documented.

Interestingly, the committee has also recommended that a second set of test coupons be processed under the same pretreatment conditions. This time, however, without the drying step. Again, the ANSI-JSTD-003B, wetting balance procedure to measure wettability, will be utilized.

Read the full column here.


Editor's Note: This column originally appeared in the November 2014 issue of The PCB Magazine.

Share

Print


Suggested Items

Communication, Part 4: The Top 5 Causes of Engineering Delays

10/25/2019 | Steve Williams, The Right Approach Consulting LLC
In Part 4 of this series on how PCB fabricators and designers can better communicate, Bob Chandler from CA Design and Mark Thompson from Prototron Circuits address the top five causes of engineer delays.

Why Designers Need to Be at the SMTA Additive Electronics Conference

10/18/2019 | I-Connect007
In a recent interview, Kelly Dack and Tara Dunn (Omni PCB president and conference co-chair) discussed why designers need to attend the SMTA Additive Electronics Conference. Tara will also be attending and moderating a panel discussion at the conference.

Additive Electronics Conference Set for October 2019 Debut

10/15/2019 | Kelly Dack
Kelly Dack and Tara Dunn talk about the upcoming conference "Additive Electronics: PCB Scale to IC Scale" on October 24, 2019, hosted by SMTA in San Jose, California, and why it's an important event for people to attend—especially those involved in the design process.



Copyright © 2019 I-Connect007. All rights reserved.