Achieving Fine Lines and Spaces, Part 2


Reading time ( words)

Achieving high yields with fine lines and spaces requires a good understanding of surface preparation methods. These include pumice and chemical cleaning. In essence, the surface profile of roughness plays a role in resist adhesion.  

Pumice vs. Chemical Cleaning

As someone who has frequently worked with PCB fabricators on a global basis, I must confess that surface preparation and imaging issues rank quite high on the list of yield loss. In previous columns, I have stressed the basic fundamentals. That is, understand what you are up against (which soils are on the surface, what are the interactions of the process parameters, etc.) in order to optimize yields. As stated previously, in order to minimize distortion and material stretching, mechanical methods of surface preparation are giving way to chemical cleaning. Copper foils and are also trending toward lower thicknesses in order to improve fine-line etching. Secondly, the need to improve impedance control with today’s high-speed electrical requirements is driving the implementation of low profile copper foil. These lower-profile foils are generally of a finer grain size, further impacting the ability to affect a surface topography sufficient to enhance photoresist adhesion. So let’s first review the importance of surface topography and photoresist adhesion.

Critical Surface Profile Parameters

I stated earlier that poor resist adhesion leading to defects such as opens or shorts, peeling and interfacial voids, are related to numerous issues including, surface preparation, characteristics of the copper foil, lamination parameters, and the formulation of the photoresist itself. There are other causes of poor adhesion that are directly attributable to other factors such as developing and exposure. These causes will be explored in a future column. With respect to surface topography, I already stated that the randomness of the copper topography after surface prep is more beneficial than a unidirectional one seen with mechanical scrubbing. Pumice, aluminum oxide, and chemical clean impart the random or multidirectional topography that we are concerned with. While that is a good thing, let’s take a close look at critical profile or topographical parameters.


Read the full column here.

Editor's Note: This column originally appeared in the December 2013 issue of The PCB Magazine.

Share

Print


Suggested Items

Calumet Electronics and Averatek Team Up on A-SAP

12/02/2019 | Nolan Johnson, PCB007
Nolan Johnson talks with Brian Hess of Calumet Electronics and Mike Vinson of Averatek about the new, insertable additive processes that the companies are working on together to help factories running primarily subtractive processes to quickly convert to very high-density interconnect (HDI) features, including trace and space from 2.5-mil line and space to 1-mil line and space and below.

Decreasing Bend Radius and Improving Reliability- Part II

11/22/2019 | Kelsey Smith, All Flex
Many of the issues that arise when using a flex circuit come from a lack of knowledge about how to properly design one, especially when the circuit is required to bend. Many novices will design a circuit that calls for bending the flex in too tight of a bend radius, which can cause damage to the circuit and lower the reliability of the end product. This series of articles will focus on the seven key aspects to consider when designing for maximum durability and maximum “flexibility”.

Flex Standards Update With Nick Koop

11/21/2019 | Andy Shaughnessy, Design007 Magazine
This month, I interviewed Nick Koop—director of flex technology at TTM Technologies, a veteran “flex guy” and instructor, and a leader of several IPC flex standards committees. Nick provides an update for the committees he’s involved with and discusses some of the challenges that he sees as more designers enter the world of flex.



Copyright © 2019 I-Connect007. All rights reserved.