Achieving Fine Lines and Spaces, Part 1


Reading time ( words)

Circuit designs with three-mil lines and spaces are increasingly becoming the norm for high-layer multilayer fabrication and IC substrate technology. Regardless of one’s technology level, optimizing the imaging process should be of paramount concern. Over the next few months, I will present the critical steps in the imaging process and again provide insight as to where potential yield reducing defects can occur and how to prevent them. This month I will first approach the all-important surface preparation step prior to resist lamination.

Getting Surface Preparation Right

Consider the job that the photoresist must accomplish. Besides the fact that it must provide the optimum photospeed and the highest resolution, the resist must adhere to the copper surface in order prevent resist lifting during the developing and etching steps. How does one accomplish this? First, we have to get the surface preparation prior to resist lamination.

Now, consider the copper foil surface. For this particular column, we will focus on innerlayer copper foils rather than outer layers. For innerlayers, the fabricator must carefully prepare the copper surface in order to enhance the adhesion of the photoresist during the lamination process and prior to exposure and development. It is an accepted belief that resist adhesion to copper surface depends on two very critical factors:

  • Overall cleanliness of the copper surface and
  • Film contact area.

Read the full column here.


Editor's Note: This column originally appeared in the November 2013 issue of The PCB Magazine.

Share

Print


Suggested Items

Calumet Electronics and Averatek Team Up on A-SAP

12/02/2019 | Nolan Johnson, PCB007
Nolan Johnson talks with Brian Hess of Calumet Electronics and Mike Vinson of Averatek about the new, insertable additive processes that the companies are working on together to help factories running primarily subtractive processes to quickly convert to very high-density interconnect (HDI) features, including trace and space from 2.5-mil line and space to 1-mil line and space and below.

Future Trends in Flying Probe Testing

11/29/2019 | I-Connect007 Editorial Team
Peter Brandt, director of sales for Europe and Japan at atg, sits down with Pete Starkey and Barry Matties, gives his views on market requirements and testing technologies, and explains how flying probe testing is becoming the industry standard at all levels of production—and in many cases, the only practicable solution.

Solder Mask Tack Dry

11/08/2019 | Nikolaus Schubkegel
As a general rule, the tack-dry temperature should be as low as possible; in other words, it should only be as high as necessary. If the temperature is too low, the evaporation rate for the solvent will be to slow, and the solder mask will not dry in a reasonable amount of time. If the temperature is too high, however, the dry time certainly will be excellent, but it could create a solder mask lock-in with repercussions by the developing time.



Copyright © 2019 I-Connect007. All rights reserved.