HDI Design Education: Is Anyone Interested?


Reading time ( words)

I first became aware of high-density interconnection (HDI) design methodology in 1997 when a co-worker of mine came back from a training class that was taught by Happy Holden. “Little Dave” (since our department had two employees named David W.) came back excited to try this new design knowledge on a multilayer board stackup that only used blind and buried vias, with no through-hole vias. His excitement and dedication paid off, as he completed the design with an autorouter exactly as he planned. Through Dave’s success, our department then started to create other designs using HDI stackups that were taught in Happy’s class and our autorouter tool.

I did a few complex designs that fit into the IPC Type III category. One of the more complex designs I attempted could only autoroute up to 98% completion after trying many setup files (with great assistance from “Big Dave”) and our most powerful computer available within our group. I finished the design manually, and the board was fabricated and worked as designed.

About six months later, when we upgraded our department’s autorouter computer, I restored the design from archive, and re-ran the last autorouter configuration file on that 98% completed design. This time, the design was now 100% completely autorouted, and took about a third less time than on the previous “most powerful” computer. This one little re-investigation became the catalyst for my full immersion into HDI design research, reviewing the existing designs and now trying newer autorouting approaches with a variety of more challenging stackups, via spans, and via sizes. Each new redesign attempt created more curiosity to push autorouters and stackup methodologies to their absolute limits.

Over the next few years, any article written on HDI that crossed my path became assimilated into my mental database. I met Mike Fitts lecturing on HDI at a design conference, and I asked him to clarify my repository of HDI re-design questions. When Mike and I met at another design conference, he introduced me to the very person who inspired Little Dave: Happy Holden.

Read the full column here.


Editor's Note: This column originally appeared in the May 2014 issue of The PCB Design Magazine.

I first became aware of high-density interconnection (HDI) design methodology in 1997 when a co-worker of mine came back from a training class that was taught by Happy Holden. “Little Dave” (since our department had two employees named David W.) came back excited to try this new design knowledge on a multilayer board stackup that only used blind and buried vias, with no through-hole vias. His excitement and dedication paid off, as he completed the design with an autorouter exactly as he planned. Through Dave’s success, our department then started to create other designs using HDI stackups that were taught in Happy’s class and our autorouter tool.

I did a few complex designs that fit into the IPC Type III category. One of the more complex designs I attempted could only autoroute up to 98% completion after trying many setup files (with great assistance from “Big Dave”) and our most powerful computer available within our group. I finished the design manually, and the board was fabricated and worked as designed.

About six months later, when we upgraded our department’s autorouter computer, I restored the design from archive, and re-ran the last autorouter configuration file on that 98% completed design. This time, the design was now 100% completely autorouted, and took about a third less time than on the previous “most powerful” computer. This one little re-investigation became the catalyst for my full immersion into HDI design research, reviewing the existing designs and now trying newer autorouting approaches with a variety of more challenging stackups, via spans, and via sizes. Each new redesign attempt created more curiosity to push autorouters and stackup methodologies to their absolute limits.

Over the next few years, any article written on HDI that crossed my path became assimilated into my mental database. I met Mike Fitts lecturing on HDI at a design conference, and I asked him to clarify my repository of HDI re-design questions. When Mike and I met at another design conference, he introduced me to the very person who inspired Little Dave: Happy Holden.

Read the full column here.


Editor's Note: This column originally appeared in the May 2014 issue of The PCB Design Magazine.

Share


Suggested Items

3D Convergence of Multiboard PCB and IC Packaging Design

07/18/2018 | Bob Potock, Zuken
A new generation of 3D multiboard product-level design tools offer major improvements by managing multiboard placement in both 2D and 3D, and enabling co-design of the chip, package and board in a single environment. Multiboard design makes it possible to create and validate a design with any combination of system-on-chips (SOCs), packages, and PCBs as a complete system. Chip-package-board co-design enables designers to optimize routability via pin assignment and I/O placement to minimize layer counts between the package, chip and board. The new design methodology makes it possible to deliver more functional, higher performing and less expensive products to market in less time.

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.




Copyright © 2018 I-Connect007. All rights reserved.