Electroformed Stencils


Reading time ( words)

The continued drive in electronics to place increasingly smaller components on boards poses continuing challenges to board manufacturers. Tight pad spacing as well as placement of small 0201 and 01005 components is becoming more commonplace on board assemblies. Not only are the parts nearly invisible when placed, but their small size causes challenges with the solder paste application and release needed to yield reproducible, low-defect solder joints. The short scoop this month is that you can meet the challenges of paste application for difficult assembly printing processes by using electroformed stencils. 

It may seem that a stencil is a rather simple device; after all, in its basic form it is just a sheet of metal stretched taught with hole patterns placed in it to allow application of solder paste in the open areas. The stencil and its fabrication have a great influence over the ability of the circuit board assembly manufacturer to reliably reproduce the desired depositions necessary for paste application.

Stencils can be laser cut with or without post-processing, which for many applications is sufficient to get the paste application process completed reliably. Both of these fabrication techniques are currently employed in mainstream stencil production, but they both start to exhibit their limitations as pattern features decrease in size. The roughness of the stencil wall is one of the major influences on how well paste will release from the stencil. The rougher the sidewall of the aperture, the more the paste is prone to sticking onto the edge of the wall. The apertures used with larger pad features are somewhat more tolerant to edge roughness due to usually higher area ratios. As the pattern features decrease in size, the amount of paste that does not release due to a rough edge becomes an increasingly larger portion of the target application volume. So as feature size decreases, the fabrication of the stencil needs to be constructed for enhanced release capability. 

Read the full column here.


Editor's Note: This column originally appeared in the January 2014 issue of SMT Magazine.

Share

Print


Suggested Items

This Month in SMT007 Magazine—Continuous Improvement: As Simple as X = Xc – 1

01/04/2021 | I-Connect007 Editorial Team
X=Xc – 1 is a conceptual equation for continuous improvement. You define X and work to reduce it by a factor of 1. This could be one work hour, one process step, one day less in a cycle, and so on. We recently met with Dr. Ron Lasky to discuss the concept of X=Xc – 1 and get his advice on generating enthusiasm among readers and the next generation about continuous improvement. As this discussion illustrates, many process improvements are small in scale, not yearlong, major efforts.

Top 10 Most-Read SMT Articles of 2020

12/31/2020 | I-Connect007
As 2020 comes to a close, the I-Connect007 Editorial Team takes a look back at its most read articles. Here are the top 10 reads in SMT from the past year.

SMTA Europe Solder Finish Webinar Addresses Defects Causes and Cures

12/14/2020 | Pete Starkey, I-Connect007
“What is your most common PCB problem?” A survey conducted by Bob Willis had revealed finish solderability to be the predominant contender, and it was clear that the choice of solderable finish applied to surface mount boards could have a significant effect on the assembly yield and cost of the final circuit. SMTA Europe organised an informative and enlightening webinar this month entitled “Guide to PCB Solder Finishes—Process Defects Causes and Cures,” with soldering specialist Bob Willis as presenter.



Copyright © 2021 I-Connect007. All rights reserved.