Beyond Design: Pre-Layout Simulation


Reading time ( words)

Pre-layout simulation results for an address line shown in Figure 6 include the effect of a 22-ohm series terminator near the driver, and a 200-ohm pull-up at the end of the line to VTT (0.9V). The VTT pull-up is typically between 100 – 200 ohm and is determined by simulation.

Figure 6. Pre-layout address simulation results (MA0).

Establishing Routing Rules

Before starting placement and routing, detailed interconnect-routing constraints should be established. These are of course based on the pre-layout simulation. The matched length data, address, strobe/clocks, command and control signals should be setup in the constraints editor, along with differential pair rules, clearance between signal groups (to prevent crosstalk) giving priority to critical signals. Furthermore, return paths should be checked to ensure that there are no split planes or obstacles to delay the return current. Further details of the tolerances required are highlighted in my previous article “PCB Design Techniques for DDR, DDR2 & DDR3.”

Figure 7 shows the data lane routing for a DDR2 design. The trick is to closely match the data signals, data masks and associated strobe (which act as the data clocks). Results of pre-layout simulation of the data signals in Figure 4 show very close correlation with post-route simulation of the same signals in Figure 8.

Figure 7. Data and strobe lines for each data lane.     

Figure 8. Note close timing between the data signals (MDQ0) and the data strobe (MDQS0) for a DDR2 interface.

Figure 9 shows the results of the routing process. However, before doing this, the daisy chain topology was simulated to establish whether the VTT end-of-line pull-up is required, and if a series terminator is also necessary.

Figure 9. Routing results. 

Share



Warning: array_rand() expects parameter 1 to be array, null given in /home/iconnect/releases/20160311/public_html/elements/next_item.php on line 41

Suggested Items

Video from productronica 2017: Karel Tavernier on Ucamco's New Communic8tor

11/20/2017 | Pete Starkey, I-Connect007
European Editor Pete Starkey and Ucamco Managing Director Karel Tavernier discuss Ucamco’s cloud-based Communic8tor platform which facilitates two-way communication between the CAM engineer and the PCB designer, or any other party involved in the manufacturing process. This gives real-time access to image data and annotations, enabling queries to be resolved, changes to be approved, and a full communications history to be maintained.

Signal Integrity: The Experts Weigh In

11/14/2017 | The I-Connect007 Team
When we began planning the October issue on signal integrity, we arranged a conference call with a variety of industry experts. Mike Steinberger of SiSoft, Mark Thompson of Prototron Circuits, and Yogen and Sunny Patel of Candor Industries joined editors Andy Shaughnessy, Patty Goldman, Happy Holden and Publisher Barry Matties on the call for a spirited discussion about the challenges related to signal integrity and some of the tricks of the trade for helping ensure SI.

Nine Dot Connects: Good Design Instruction is a True Value-Add

11/09/2017 | Andy Shaughnessy, PCBDesign007
Nine Dot Connects has certainly blazed an interesting trail. The company started out as an Altium reseller, but in less than a decade, Nine Dot Connects has also become a design service bureau and a provider of PCB design instruction, training, and consulting services. I recently interviewed Paul Taubman, technical services director for Nine Dot Connects. We discussed the company’s expansion from VAR to service bureau and content provider, and the changing landscape of PCB design instruction.



Copyright © 2017 I-Connect007. All rights reserved.