Azitech Seminar in Copenhagen to Feature Rick Hartley


Reading time ( words)

Azitech’s critically acclaimed signal integrity seminar has been in high demand after it was first introduced in Denmark back in November 2014. As a result, Azitech opened up for registration to their next SI seminar a few weeks ago. This time, the seminar will be held on Tuesday and Wednesday, May 5-6, at Hilton Copenhagen Airport Hotel in Copenhagen, Denmark. This location has been chosen to accommodate the large number of international engineers who have shown an interest in the seminar. The last SI seminar hosted by Azitech received 4.8 out of 5 stars. This time, Azitech is expecting to reach 5 stars.

Once again, Rick Hartley, the signal integrity guru, will be flying in from the US to be the instructor. Rick Hartley has more than 40 years of experience dealing with noise, EMI and signal integrity issues. He is one of the best in his field and an amazing teacher who uses both practical examples and a lot of humor in his classes. Everyone who has issues with signal integrity, noise and EMI will benefit from participating in this seminar.  

Thus, the participants can expect a world-class seminar where they will learn why problems with noise, EMI and signal integrity occur, how to deal with and avoid them, how to lower the EMI signature of their systems, and much much more. Besides that, the participants will get a world-class treatment at the luxurious hotel where the food, service and surroundings are of the highest standard.

It is important to Azitech that the participants have time to meet and network in aninformal environment. Therefore, Azitech is hosting a networking dinner on Tuesday, May 5, at the hotel restaurant. Here, they will be treated to a delicious buffet of the finest quality. After dinner, the participants will be able to network and ask Azitech and Richard Hartley for advice, if needed.

Please note that there are only a limited amount of seats available at the seminar. Therefore, Azitech recommends that you register early to secure your seat. You can sign up here.

Share


Suggested Items

Moving From 28 Gbps NRZ to 56 Gbps PAM-4: Is it a Free Lunch?

09/24/2018 | Yuriy Shlepnev, Simberian
The usual way of signaling through PCB interconnects is a two-level pulse, an encoding of 1s and 0s or bits, named NRZ (non-return-to-zero) or PAM-2 line code type. Increasing the data rate with the NRZ code type presents some obstacles. For a 28 Gbps NRZ signal, the bit time is about 35.7 ps with the main spectral lobe below 28 GHz. For a 56 Gbps NRZ signal, the bit time is about 17. 86 ps, with the main spectral lobe below 56 GHz. One can feel the problem already: Getting PCB interconnect analysis and measurements up to 56 GHz and beyond is very challenging, to say the least.

PCB Design Challenges: A Package Designer’s Perspective

09/17/2018 | Bill Acito, Cadence Design Systems
The challenges faced by the PCB designers of today are significant. If we examine the breadth of designs, we find ever-increasing data rates and more high-speed signal routing that drive additional challenges meeting signal-quality requirements, including reflection signal loss and crosstalk issues. At the same time, designers are being asked to complete designs in shorter cycle times and in smaller form factors. They must come up with new and more complex routing strategies to better control impedance and crosstalk. Manual implementation is often time-consuming and prone to layout errors.

BGA Fanout Routing Overview

09/04/2018 | Christian Keller, Altium
PCB developers are deluged with new challenges caused by increasing density and smaller components. Ball grid arrays (BGAs) create particular challenges during layout, with hundreds of connections in just a few square centimeters. Fortunately, designers now have options for addressing these issues.



Copyright © 2018 I-Connect007. All rights reserved.