Lee Ritchey: How to Get More than 32 Gb/s from PCBs

Reading time ( words)

Lee Ritchey has created more new test PCBs to show how you can safely make fast differential connections in excess of 32 Gb/s.

A new training course, to be held for the first time in connection with the annual SI Week on 18-22 May 2015, presents a wealth of new PCB test data. It is by measuring practical examples that Lee Ritchey ensures that he does not give poor and therefore costly advice. This is precisely what makes Lee welcome time and time again as an instructor at EE-Training. This year's SI Week is taking place in Stockholm. Like last year, there are expected to be 60-70 participants from all corners of the globe.

The new course is called "Lee Ritchey: Very High Speed." It covers fast differential pair signal pairs for everything from USB and PCIe to the fastest connections at 32 Gbps and more. Participants can look forward to learning about designing PCBs, how to avoid the pitfalls and also how and why costly high density interconnect (HDI) techniques can be avoided. The course concludes the SI Week on Friday, 22 May.

The first three days of SI Week are a rock-solid signal integrity course entitled “Lee Ritchey: Signal Integrity,” where participants learn how to design all kinds of products using a systematic "right the first time" approach. This course addresses the basic principles of high speed design from a very practical perspective.

Thursday in SI Week is all about signal integrity simulation. Via hands-on exercises, participants learn practical and effective techniques by which to simulate digital circuits ahead of designing effective layouts. The course unveils the secrets of designing effective simulations without necessarily having to listen to the big CAD companies' sales pitches. Ritchey believes you should use your common sense and squeeze the essential bits out of the tools at your disposal.

"I have been organising courses with Lee for the past ten years. Every time he agrees to take yet another course, I am delighted. Although I am somewhat younger, I know exactly how exhausting it can be travelling all the time," Rolf Østergaard, owner of EE-Training explains.

Lee Ritchey belongs to that generation of elderly men who just don't retire. They carry on working until they have to be carried out feet first. The legendary signal integrity guru turned 70 several years ago and is definitely still going strong. There's no telling when he will take his last course but he is still in great demand as a speaker, trainer, mentor and consultant.

For more information and to sign up: www.ee-training.dk

Get a 10% discount if you use promo code EW1504.


Rolf V. Østergaard

Mobile: +45 2684 4876

Email: ro@ee-training.dk


Suggested Items

Achieving Optimum Signal Integrity During Layer Transition on High-Speed PCBs

07/11/2018 | Chang Fei Yee, Keysight Technologies
In electronic systems, signal transmission exists in a closed-loop form. The forward current propagates from transmitter to receiver through the signal trace. Meanwhile, the return current travels backward from receiver to transmitter through the power or ground plane directly underneath the signal trace that serves as the reference or return path. The path of forward current and return current forms a loop inductance. It is important to route the high-speed signal on a continuous reference plane so that the return current can propagate on the desired path beneath the signal trace.

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.

Copyright © 2018 I-Connect007. All rights reserved.