Effective Decoupling Radius


Reading time ( words)

Power distribution networks (PDN) are becoming an important topic. Many engineers are finding that properly designing the power supplies and providing adequate decoupling for devices is a challenge, especially since devices are switching faster and dimensions are shrinking. Engineers often focus on discrete decoupling capacitors placed local to switching devices in hopes of providing the required capacitance for these high current demands. One of the more overlooked items of the power distribution system is the PCB, and how it contributes to the power distribution system’s ability to decouple the switching devices. The following experiment will outline a basic principle that should be in mind when designing a stack-up and PDN.

Basic PDN Model

A basic PDN includes the voltage regulator model (VRM), the discrete decoupling capacitors, the PCB, and any on-die capacitance formed on the IC or device. Each one of these components could be written about separately, but it is the PCB that will be focused on; specifically the effective decoupling radius.[2]

When a device is active, it will require current. The type of device (process size), load on the I/O drivers, and how the device is operated, all have an effect on the current required, among others. When the device demands current, it flows through the complex impedance of the PDN and causes a ripple voltage to appear. This transient current is drawn from a variety of sources including the local on-die decoupling capacitance, the PCB, the discrete capacitors, and finally the VRM.[1] The edge rate of this switching current is extremely important when trying to calculate how effective the PDN will be in suppressing the ripple voltage. The switching edge can be dissected into a variety of harmonic sine waves at decreasing amplitude described by a Fourier series equation. It is here that we discover the importance of the PCB, and its role in the PDN.

The simplest way to represent a PCB is a distributed RLC network. Capacitance is formed by the copper layers and the dielectric between them. Inductance is formed by the loop area between the layers, and the resistance is formed by the cross sectional area and length of the copper planes.

To read this article from the April 2015 issue of The PCB Design Magazine, click here.

Share

Print


Suggested Items

Flex Standards Update With Nick Koop

11/14/2019 | Andy Shaughnessy, Design007 Magazine
This month, I interviewed Nick Koop—director of flex technology at TTM Technologies, a veteran “flex guy” and instructor, and a leader of several IPC flex standards committees. Nick provides an update for the committees he’s involved with and discusses some of the challenges that he sees as more designers enter the world of flex.

Why Does the PCB Industry Still Use Gerber?

11/07/2019 | Karel Tavernier, Ucamco
Every so often, I hear technologists ask why so many PCB designers still use Gerber. That is a fair question. Ucamco has over 35 years of experience in developing and supporting cutting-edge software and hardware solutions for the global PCB industry. Our customers—small, medium, and large PCB fabricators—include the electronics industry’s leading companies, and many of them have been with us for over 30 years. We are dedicated to our industry and excellence in everything we do, which includes our custodianship of the Gerber format.

Communication, Part 5: Internet Impedance Calculators for Modeling

11/05/2019 | Steve Williams, The Right Approach Consulting LLC
Bob Chandler of CA Design and Mark Thompson of Prototron Circuits address how new engineers use internet impedance calculators for modeling (e.g., formulas versus recipes) in Part 5 of this series. Do you use impedance calculators that you found on the internet? Read on!



Copyright © 2019 I-Connect007. All rights reserved.