Effective Decoupling Radius

Reading time ( words)

Power distribution networks (PDN) are becoming an important topic. Many engineers are finding that properly designing the power supplies and providing adequate decoupling for devices is a challenge, especially since devices are switching faster and dimensions are shrinking. Engineers often focus on discrete decoupling capacitors placed local to switching devices in hopes of providing the required capacitance for these high current demands. One of the more overlooked items of the power distribution system is the PCB, and how it contributes to the power distribution system’s ability to decouple the switching devices. The following experiment will outline a basic principle that should be in mind when designing a stack-up and PDN.

Basic PDN Model

A basic PDN includes the voltage regulator model (VRM), the discrete decoupling capacitors, the PCB, and any on-die capacitance formed on the IC or device. Each one of these components could be written about separately, but it is the PCB that will be focused on; specifically the effective decoupling radius.[2]

When a device is active, it will require current. The type of device (process size), load on the I/O drivers, and how the device is operated, all have an effect on the current required, among others. When the device demands current, it flows through the complex impedance of the PDN and causes a ripple voltage to appear. This transient current is drawn from a variety of sources including the local on-die decoupling capacitance, the PCB, the discrete capacitors, and finally the VRM.[1] The edge rate of this switching current is extremely important when trying to calculate how effective the PDN will be in suppressing the ripple voltage. The switching edge can be dissected into a variety of harmonic sine waves at decreasing amplitude described by a Fourier series equation. It is here that we discover the importance of the PCB, and its role in the PDN.

The simplest way to represent a PCB is a distributed RLC network. Capacitance is formed by the copper layers and the dielectric between them. Inductance is formed by the loop area between the layers, and the resistance is formed by the cross sectional area and length of the copper planes.

To read this article from the April 2015 issue of The PCB Design Magazine, click here.



Suggested Items

This Month in Design007 Magazine: HDI Design, Landless Vias, VeCS, and More

11/09/2020 | I-Connect007 Editorial Team
Andy Shaughnessy, Happy Holden, and Dan Feinberg recently met with James Hofer, general manager of Accurate Circuit Engineering, to discuss via design techniques and via reliability from the fabricator’s viewpoint. As Hofer explained, even with open lines of communication between the designer and the board shop, there are plenty of variables to contend with regarding proper via design, especially when working with PTFE materials.

Real Time with… Altium Live Europe 2020: Rick Hartley’s Secrets of PCB Optimization

10/29/2020 | Pete Starkey, I-Connect007
As Lawrence Romine said in his introduction, “There’s that moment when you sit in the crowd and hear Mr. Rick Hartley speak that you know you’ve arrived in PCB design.” With 50 years in the industry focused on circuit and PCB design—and as a specialist in EMI, noise, and signal integrity issues—Rick Hartley was invited to talk about PCB optimization. Pete Starkey provides an overview of the presentation.

Real Time with… AltiumLive Europe 2020: Eric Bogatin’s ‘Unlearning’ Keynote

10/27/2020 | Pete Starkey, I-Connect007
Pete Starkey admits to not being a Star Wars freak, but he was impressed by Yoda’s iconic wisdom and philosophy and intrigued by his advice that, “You must unlearn what you have learned.” Here, he describes how attending Dr. Eric Bogatin’s keynote at the AltiumLive Europe 2020 Virtual Summit was an enlightening experience.

Copyright © 2020 I-Connect007. All rights reserved.