Effective Decoupling Radius


Reading time ( words)

Power distribution networks (PDN) are becoming an important topic. Many engineers are finding that properly designing the power supplies and providing adequate decoupling for devices is a challenge, especially since devices are switching faster and dimensions are shrinking. Engineers often focus on discrete decoupling capacitors placed local to switching devices in hopes of providing the required capacitance for these high current demands. One of the more overlooked items of the power distribution system is the PCB, and how it contributes to the power distribution system’s ability to decouple the switching devices. The following experiment will outline a basic principle that should be in mind when designing a stack-up and PDN.

Basic PDN Model

A basic PDN includes the voltage regulator model (VRM), the discrete decoupling capacitors, the PCB, and any on-die capacitance formed on the IC or device. Each one of these components could be written about separately, but it is the PCB that will be focused on; specifically the effective decoupling radius.[2]

When a device is active, it will require current. The type of device (process size), load on the I/O drivers, and how the device is operated, all have an effect on the current required, among others. When the device demands current, it flows through the complex impedance of the PDN and causes a ripple voltage to appear. This transient current is drawn from a variety of sources including the local on-die decoupling capacitance, the PCB, the discrete capacitors, and finally the VRM.[1] The edge rate of this switching current is extremely important when trying to calculate how effective the PDN will be in suppressing the ripple voltage. The switching edge can be dissected into a variety of harmonic sine waves at decreasing amplitude described by a Fourier series equation. It is here that we discover the importance of the PCB, and its role in the PDN.

The simplest way to represent a PCB is a distributed RLC network. Capacitance is formed by the copper layers and the dielectric between them. Inductance is formed by the loop area between the layers, and the resistance is formed by the cross sectional area and length of the copper planes.

To read this article from the April 2015 issue of The PCB Design Magazine, click here.

Share

Print


Suggested Items

Just Ask Happy: The Exclusive Compilation

08/13/2020 | Happy Holden, I-Connect007
We asked for you to send in your questions for Happy Holden, and you took us up on it! We loved them so much, and we know that you did too, so we’ve compiled all 21 questions and answers into one document for easy reference.

Just Ask Happy: Calculating Trace Temps in a Vacuum

07/07/2020 | I-Connect007 Editorial Team
We asked for you to send in your questions for Happy Holden, and you took us up on it! The questions you've posed run the gamut, covering technology, the worldwide fab market, and everything in between. Enjoy.

Book Excerpt: Thermal Management With Insulated Metal Substrates, Part 2

06/16/2020 | I-Connect007 Editorial Team
The following is an excerpt from the second half of Chapter 1 of "The Printed Circuit Designer's Guide to... Thermal Management With Insulated Metal Substrates," written by Ventec International Group’s Didier Mauve and Ian Mayoh. In this free eBook, the authors provide PCB designers with the essential information required to understand the thermal, electrical, and mechanical characteristics of insulated metal substrate laminates.



Copyright © 2020 I-Connect007. All rights reserved.