DDR4: Not Your Grandfather’s DDR


Reading time ( words)

A long time ago, when DDR first came out, some of you may remember that it was difficult to design the interface. In my old board design team, we simulated the interface quite a bit to make sure that the system would function when the boards came back.

Then of course, the “been-there-done-that” attitude set in, and DDR became a design-by-numbers interface to push the schedule. Then came DDR2, which had many similarities to DDR.  By the time DDR3 came out, many people didn’t even bother to simulate the setups at some of the slower speeds. They’re largely leveraged from a previous design, so why bother?

And then comes DDR4.  This is the new guy in town who you can sense is a bit different. Questions come up:

  • What, you don’t have a fixed Vref? 
  • You’re going to have a new threshold every time you power up? Then how do you know whether you’re the signal is a 1 or a 0 if I don’t know what the threshold is beforehand? 
  • What do you mean you’re going to flip all the bits?

Then maybe it starts to sink in:

Maybe I should simulate this. So, just how good are the IBIS models for this anyway?  Can I trust them at these higher speeds?

nitinb0215-1.png

These are many of the questions we answered, along with our partners at Fujitsu and Micron, in the paper that has was nominated at DesignCon for a best paper award: DDR4 Board Design and Signal Integrity Verification Challenges

In the first half of the paper, we discuss the details of DDR4.  What exactly are Pseudo-Open Drain (POD) and Data-Bit Inversion (DBI), and why the Vref is so dodgy?  It will give you good background information about how DDR4 is different from DDR3.

In the second half, we compare the simulation results of a large setup between the older IBIS 4.2 spec, the newer IBIS 5.0 spec, and a transistor level Spice model.  Spoiler alert: the IBIS 5.0 results very closely match the transistor level Spice models – at a small fraction of the time needed to simulate.

nitinb0215-2.jpg

If you are designing a DDR4, and would like to confirm your board, this paper is a helpful reference in deciding what needs to be analyzed before and after releasing the board.

Download your copy of the paper here.

Share


Suggested Items

Nine Dot Connects: Good Design Instruction is a True Value-Add

11/09/2017 | Andy Shaughnessy, PCBDesign007
Nine Dot Connects has certainly blazed an interesting trail. The company started out as an Altium reseller, but in less than a decade, Nine Dot Connects has also become a design service bureau and a provider of PCB design instruction, training, and consulting services. I recently interviewed Paul Taubman, technical services director for Nine Dot Connects. We discussed the company’s expansion from VAR to service bureau and content provider, and the changing landscape of PCB design instruction.

AltiumLive Summit—Munich, Germany, Part 2

11/13/2017 | Pete Starkey, I-Connect007
Pete Starkey continues with his review of the AltiumLive PCB Design Summit held recently in Munich, Germany. The second day commenced with a new product launch. “Working together is hard” it read on the screen. Statistics indicated that 33% of new products were late getting to market, of which 28% were late due to insufficient collaboration, and up to 50% of potential revenue could be lost through being late to market. Then the screen read “NEXUS makes it easy!”

AltiumLive Summit—Munich, Germany, Part 1

11/07/2017 | Pete Starkey, I-Connect007
Altium held a very successful AltiumLive PCB Design Summit in San Diego, California at the beginning of October for the benefit of their North American design community, and followed it three weeks later with a counterpart European event in Munich. And what an eye-opener it proved to be—literally hundreds of delegates, a superbly organised and managed programme, billed as a completely immersive two-day interactive design experience on a theme of learning, connecting and getting inspired.



Copyright © 2017 I-Connect007. All rights reserved.