DDR4: Not Your Grandfather’s DDR


Reading time ( words)

A long time ago, when DDR first came out, some of you may remember that it was difficult to design the interface. In my old board design team, we simulated the interface quite a bit to make sure that the system would function when the boards came back.

Then of course, the “been-there-done-that” attitude set in, and DDR became a design-by-numbers interface to push the schedule. Then came DDR2, which had many similarities to DDR.  By the time DDR3 came out, many people didn’t even bother to simulate the setups at some of the slower speeds. They’re largely leveraged from a previous design, so why bother?

And then comes DDR4.  This is the new guy in town who you can sense is a bit different. Questions come up:

  • What, you don’t have a fixed Vref? 
  • You’re going to have a new threshold every time you power up? Then how do you know whether you’re the signal is a 1 or a 0 if I don’t know what the threshold is beforehand? 
  • What do you mean you’re going to flip all the bits?

Then maybe it starts to sink in:

Maybe I should simulate this. So, just how good are the IBIS models for this anyway?  Can I trust them at these higher speeds?

nitinb0215-1.png

These are many of the questions we answered, along with our partners at Fujitsu and Micron, in the paper that has was nominated at DesignCon for a best paper award: DDR4 Board Design and Signal Integrity Verification Challenges

In the first half of the paper, we discuss the details of DDR4.  What exactly are Pseudo-Open Drain (POD) and Data-Bit Inversion (DBI), and why the Vref is so dodgy?  It will give you good background information about how DDR4 is different from DDR3.

In the second half, we compare the simulation results of a large setup between the older IBIS 4.2 spec, the newer IBIS 5.0 spec, and a transistor level Spice model.  Spoiler alert: the IBIS 5.0 results very closely match the transistor level Spice models – at a small fraction of the time needed to simulate.

nitinb0215-2.jpg

If you are designing a DDR4, and would like to confirm your board, this paper is a helpful reference in deciding what needs to be analyzed before and after releasing the board.

Download your copy of the paper here.

Share


Suggested Items

Fadi Deek Discusses Mentor’s New Power Integrity eBook

04/17/2018 | Andy Shaughnessy, Design007 Magazine
At DesignCon 2018, I ran into Mentor’s Fadi Deek, the author of both of Mentor’s I-Connect007 eBooks: the newest, "The Printed Circuit Designer’s Guide to Power Integrity by Example," and their first book, "The Printed Circuit Designer’s Guide to Signal Integrity by Example." We sat down and discussed how the idea for the books came about, as well as some of the power integrity challenges facing PCB designers and engineers.

Martin Cotton Discusses Ventec’s New Book and Low-Loss Materials

04/11/2018 | Andy Shaughnessy, Design007 Magazine
During DesignCon 2018, Andy Shaughnessy sat down for an interview with Martin Cotton, director of OEM projects for Ventec. Martin was a PCB designer for years, so he has experience on both sides of the desk. They discussed Ventec’s reasons for coming to DesignCon, their expansion into low-loss materials, and Ventec’s new I-Connect007 book, The Printed Circuit Designer’s Guide to Thermal Management with Insulated Metal Substrates.

Cadence’s Sigrity Automates Power Integrity Simulation Earlier in Design Cycle

04/04/2018 | Kelly Dack, CID+, EPTAC
DesignCon is always a great place to check out the latest PCB layout and simulation software tools. During DesignCon 2018, Guest Editor Kelly Dack met with Sam Chitwood, a product engineer with Cadence. Sam explained how the Cadence Sigrity simulation software now allows users to make decisions early in the design process, and how this can help optimize the design of the power delivery network and ensure signal integrity in complex PCBs.



Copyright © 2018 I-Connect007. All rights reserved.