DDR4: Not Your Grandfather’s DDR


Reading time ( words)

A long time ago, when DDR first came out, some of you may remember that it was difficult to design the interface. In my old board design team, we simulated the interface quite a bit to make sure that the system would function when the boards came back.

Then of course, the “been-there-done-that” attitude set in, and DDR became a design-by-numbers interface to push the schedule. Then came DDR2, which had many similarities to DDR.  By the time DDR3 came out, many people didn’t even bother to simulate the setups at some of the slower speeds. They’re largely leveraged from a previous design, so why bother?

And then comes DDR4.  This is the new guy in town who you can sense is a bit different. Questions come up:

  • What, you don’t have a fixed Vref? 
  • You’re going to have a new threshold every time you power up? Then how do you know whether you’re the signal is a 1 or a 0 if I don’t know what the threshold is beforehand? 
  • What do you mean you’re going to flip all the bits?

Then maybe it starts to sink in:

Maybe I should simulate this. So, just how good are the IBIS models for this anyway?  Can I trust them at these higher speeds?

nitinb0215-1.png

These are many of the questions we answered, along with our partners at Fujitsu and Micron, in the paper that has was nominated at DesignCon for a best paper award: DDR4 Board Design and Signal Integrity Verification Challenges

In the first half of the paper, we discuss the details of DDR4.  What exactly are Pseudo-Open Drain (POD) and Data-Bit Inversion (DBI), and why the Vref is so dodgy?  It will give you good background information about how DDR4 is different from DDR3.

In the second half, we compare the simulation results of a large setup between the older IBIS 4.2 spec, the newer IBIS 5.0 spec, and a transistor level Spice model.  Spoiler alert: the IBIS 5.0 results very closely match the transistor level Spice models – at a small fraction of the time needed to simulate.

nitinb0215-2.jpg

If you are designing a DDR4, and would like to confirm your board, this paper is a helpful reference in deciding what needs to be analyzed before and after releasing the board.

Download your copy of the paper here.

Share


Suggested Items

Thermal Management Update with Doug Brooks

01/17/2018 | Andy Shaughnessy, PCBDesign007
I had the opportunity to talk with our contributor Doug Brooks recently. He has been doing some research on temperature effects on PCB traces over the last few years, and I wanted to check the status of his latest thermal efforts. He discussed his work with Dr. Johannes Adam, why temperature charts based on a trace in isolation are inaccurate, and how the industry remained so wrong about PCB temperatures for so long.

Streamlining Thermal Design of PCBs

01/10/2018 | Dr. John Parry, CEng, Mentor
When designing a PCB, thermal issues are often locked in at the point of selecting and laying out the chip package for the board. After that, only remedial actions are possible if the components are running too hot. Assumptions made about the uniformity of the airflow in these early design stages can mean a disaster for the commercial viability of a PCB if those assumptions are incorrect. A different approach is needed to improve reliability and to optimize board performance. Dr. John Parry of Mentor explains.

Dr. Johannes Adam Gets Hot on Thermal Management

01/15/2018 | Andy Shaughnessy, PCB Design007
Thermal management expert Johannes Adam, PhD, was kind enough to take the train from his home in Leimen, Germany to meet with me during productronica in Munich. He is the creator of TRM (Thermal Risk Management) software and contributor, with Douglas G. Brooks, of "PCB Trace and Via Currents and Temperatures: The Complete Analysis, 2nd Edition." He’s also working on his own book on thermal management. Johannes sat down for an interview, and I asked him to share his views on the current state of thermal management for PCBs, and what the industry can do to put the spotlight on what’s hot in PCBs.



Copyright © 2018 I-Connect007. All rights reserved.