Simultaneously Switching Noise: An Overview


Reading time ( words)

This is the first post in a three part series that will examine the problem of SSN and explore methods of reducing SSN in your designs.

Digital designers have become accustomed to signal noise coming in from all directions. With the data rates running on the faster parallel busses, designers will now also need to be concerned about the noise coming out from the chip itself. One such kind of noise, Simultaneously Switching Noise (SSN), occurs due to the Simultaneously Switching Output (SSO) of buffers on a driving chip.

What causes SSN?

When a driven signal inside the chip transitions states, it consumes power from the rail. If a sufficient number of signals switch simultaneously, the rail might droop due to an inadequate access to immediately-required charge to provide current for all the switching outputs. This could happen because the capacitors from the Power Distribution Network (PDN), which are providing the charge, are too far away, or because those capacitors have been laid out in a way which causes them to have a high series inductance.

Subsequently, this droop in rail voltage causes the drivers to not drive clean signals. This is similar to crosstalk-induced noise in that the switching of one signal can cause variations in the output of another signal.

Accurately simulating the current draw of one driven signal on the voltage rail and the subsequent effect on other drivers requires information regarding the buffers’ behavior. One option would be to use Spice models. Alternatively, IBIS allows simulations which are much faster than Spice at a comparable level of accuracy, and is therefore a popular standard for simulation. IBIS 5.0 supports the data structures needed to simulate this “power-aware” topology.

nitin-0602.jpg

SSN is particularly relevant to high-speed parallel busses such as DDR4. With parallel busses, each bit can act independently of the others. This can cause greater loads on the power rails when the signals all switch in unison, creating a greater load on the rail.

In the second installment of this blog series, we’ll take a look at the effects of a poorly designed PDN on SSN and signal integrity. In the meantime, if you’d like to learn more about SSN and similar challenges, check out our white paper “DDR4 Board Design and Signal Integrity Challenges,” which was recently nominated for the DesignCon Best Paper Award.

Share


Suggested Items

Who Really Owns the PCB Layout? Part 2

02/07/2018 | Paul Taubman, Nine Dot Connects
In Part 1 of this series, Paul Taubman made the bold statement that the PCB layout is just as much a mechanical effort as it is an electrical one. In Part 2, he threads the needle, explaining why he believes that a PCB truly a mechatronic design, and why mechanical engineers may be more prepared to take on the PCB layout.

Pulsonix Ready for 2018

02/02/2018 | Andy Shaughnessy, Design007 Magazine
Pulsonix has been developing PCB design software for almost 20 years, establishing a reputation for its full-featured, low-cost design tools. Now, the UK-based company wants to break into the US market, and Pulsonix recently showcased its latest tools at PCB West. During the show, I spoke with Business Development Manager Ty Stephens about the company’s latest tools and plans to become a major player in the US market.

Fully Automated Schematic Verification

02/05/2018 | Craig Armenti, Mentor
Schematic verification is a part of the hardware engineer’s responsibility just as PCB layout verification is an accepted part of the PCB designer’s responsibility. However, with today’s circuit designs becoming more and more complex, time-consuming manual schematic verification is no longer an option. Manual verification of a complex circuit introduces significant risk by not identifying schematic design errors that are, in turn, passed to the downstream processes and ultimately to the fabricated board.



Copyright © 2018 I-Connect007. All rights reserved.