ICD Releases 2015 Version of the ICD Stackup and PDN Planner


Reading time ( words)

In-Circuit Design Pty Ltd (ICD), Australia, developer of the ICD Stackup and PDN Planner software, has released the 2015 version of their popular software.

Impedance plots have been incorporated into this new release. “The impedance plots are simulated by multiple passes of the field solver (in the background) to create heads-up graphs of how to adjust the particular variables to achieve the target impedance.” said Barry Olney, CEO.

Further, with the addition of Panasonic Megtron 7 E-glass and Low Dk-glass (34MHz) the dielectric materials library has been increased to an impressive 16,700 ready-to-use materials up to 100GHz. There are also over 5,250 capacitors, derived from SPICE models, in the PDN library.

The IPC-2581B format, bi-directional interface has now been thoroughly tested by the IPC-2581 Consortium. “This new feature gives the ICD Stackup Planner the ability to import/export Cadence Allegro 16.6 and OrCAD 16.6 stackups and to import Altium Designer and Zuken CR-8000 & CR-5000 stackups” said Olney.

Existing support customers are advised to contact ICD to obtain download instructions for both the new software and the 2015 license server. Owners of a previous version may upgrade at an affordable price.

About In-Circuit Design Pty Ltd

In-Circuit Design Pty Ltd, based in Australia, developed the ICD Stackup and PDN Planner software, is a PCB Design Service Bureau and specialist in board level simulation. For further information or to download a free evaluation of the software, please go to www.icd.com.au   

All trademarks are trademarks of their respective owner. 

Share


Suggested Items

3D Convergence of Multiboard PCB and IC Packaging Design

07/18/2018 | Bob Potock, Zuken
A new generation of 3D multiboard product-level design tools offer major improvements by managing multiboard placement in both 2D and 3D, and enabling co-design of the chip, package and board in a single environment. Multiboard design makes it possible to create and validate a design with any combination of system-on-chips (SOCs), packages, and PCBs as a complete system. Chip-package-board co-design enables designers to optimize routability via pin assignment and I/O placement to minimize layer counts between the package, chip and board. The new design methodology makes it possible to deliver more functional, higher performing and less expensive products to market in less time.

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.



Copyright © 2018 I-Connect007. All rights reserved.