Simultaneously Switching Noise: the Effect of the Power Distribution Network


Reading time ( words)

In the first installment of our blog series on Simultaneously Switching Noise, we went through an overview of SSN and explained its relevance to high-speed parallel busses such as DDR4. This time, we’ll be taking a closer look at the effects of a poorly designed Power Distribution Network (PDN) on SSN and signal integrity.

Effects of a poorly designed PDN

To illustrate the effects that a PDN can have on signals, consider a setup of a single DDR4 byte lane running at 2400Mt/s with each signal running a unique random sequence. In this simulation setup, the package capacitor is not loaded. This removal of a major source of power for the higher frequency transitions (artificially) exacerbates the SSN effect.

Figure 1: Poorly designed PDN

In Figure 1 above, the eye for DQ0 does not have a lot of margin around the eye mask. This is not a very good situation.

Bad PDN: Worst-Case Switching

We can see the situation get worse if instead of allowing each signal to have a unique random sequence, they all switched with the same sequence. This way, we can see the worst-case effects of SSN—that is, when all the signals are toggling in unison and placing a great deal of strain on the voltage rail.

Figure-2-Worst-case-bit-pattern-with-a-poorly-designed-PDN-520x285.png

Figure 2: Worst-case bit pattern with a poorly designed PDN

As can be seen in Figure 2, the eye for DQ0 gets a whole lot worse if all the bits are toggling with the same data pattern. In this case, this causes the eye to get closed.

Improving the PDN

Next, let’s insert the 4.7uF package capacitance which was removed to begin with. This should be a low-ESR capacitor and should be placed so that the inductance-causing loop area is minimized.

Figure-3-Worst-case-bit-pattern-with-improved-PDN-520x286.png

Figure 3: Worst-case bit pattern with improved PDN

In this setup, all the signals continue to toggle with the same bit-pattern. So, this is the worst-case situation with the package capacitor inserted. This DQ0 waveform in Figure 3, while better than that generated without the package capacitor in Figure 2, is only barely passing the eye mask.

In a more realistic situation, the signals would indeed be independent of each other. Using unique random bitstream for each signal, we get the DQ0 eye shown in Figure 4.

Figure-4-Unique-random-bit-patterns-for-all-signals-with-improved-PDN-520x289.png

Figure 4: Unique, random bit patterns for all signals with improved PDN

The DQ0 eye improves dramatically. The smallest eye height in the mask region is now 275.5mV, better than the 211mV eye-height in the setup with the package capacitor where all the signals switch identically (Figure 3) and better than the 237mV eye-height with the setup where the package capacitors have been removed but the signals toggle independently of each other (Figure 1).

What we can gather from the above data is that the eye can be improved by adding appropriate package capacitors, or by ensuring that signals don’t all toggle identically. Ensuring that all the signals don’t toggle identically is one of the benefits of enabling the Data Bus Inversion (DBI) option in DDR4.

We will conclude the blog series next week by speaking more on the DBI option in DDR4. In the meantime, if you’d like to learn more about SSN and similar challenges, check out our white paper “DDR4 Board Design and Signal Integrity Challenges,” which was recently nominated for a DesignCon Best Paper Award.

Share


Suggested Items

Advanced Stackup Planning with Impedance, Delay and Loss Validation

08/02/2018 | Yuriy Shlepnev, Simberian
A typical PCB design usually starts with the material selection and stackup definition—the stackup planning or design exploration stage. How reliable are the data provided by the material vendors and PCB manufacturers? Can we use these data to predict trace width and spacing for the target trace impedance or to calculate delays or evaluate the loss budget?

Achieving Optimum Signal Integrity During Layer Transition on High-Speed PCBs

07/11/2018 | Chang Fei Yee, Keysight Technologies
In electronic systems, signal transmission exists in a closed-loop form. The forward current propagates from transmitter to receiver through the signal trace. Meanwhile, the return current travels backward from receiver to transmitter through the power or ground plane directly underneath the signal trace that serves as the reference or return path. The path of forward current and return current forms a loop inductance. It is important to route the high-speed signal on a continuous reference plane so that the return current can propagate on the desired path beneath the signal trace.

Faster Board Speeds Demand Constraint-Driven Design

06/19/2018 | Ralf Bruening, Zuken
Using powerful constraint techniques can be a double-edged sword. While the design process is made much safer by including constraints, it is all too easy to over-constrain the design and make it impossible to complete routing and placement. Even paper design guidelines can make products uneconomic to produce unless a great deal of engineering knowledge is applied during the design.



Copyright © 2018 I-Connect007. All rights reserved.