Using Data Bus Inversion to Mitigate Simultaneously Switching Noise


Reading time ( words)

This is the third post in a three part series that examines the problem of SSN and explores methods of reducing SSN in your designs.

DBI is an optional feature in DDR4.  If DBI is enabled, then when the driver (controller during a write or DRAM during a read) is sending out data on a lane, it counts the number of “0” (logic low) bits.  If the number of bits driving “0” in the lane is five or more, then the entire byte is inverted, and a ninth bit indicating DBI is asserted low.  This ensures that out of the 8 DQ bits and the 9th DBI bit, at least five bits are “1” during any given transaction.  This also ensures that out of the entire data lane, the maximum total number of signals transitioning is either five 1’s to 9 1’s or vice-versa.  There can never be a situation where all bits go from 0 to 1 or from 1 to 0.

So, if we run the same data bus with data patterns which would be the output of the DBI logic, we get the waveform for DQ0 in Figure 1.

Figure-1_DBI-processed-bit-patterns-with-improved-PDN-520x288.png

Figure 1: DBI processed bit patterns with improved PDN

The eye-height for DQ0 in this case is over 315mV, which surpasses all the other conditions.  Now, since DBI is data dependent, the benefits of DBI may vary and need to be analyzed before implementation.

Thank you for following our blog series on SSN—we hope you find this information valuable and share your thoughts in the comments. With a good design of the PDN, and possibly selecting the DBI feature in DDR4, SSN shouldn’t be a bother in your design. If you’d like to learn more about SSN and similar challenges, check out our white paper “DDR4 Board Design and Signal Integrity Challenges,” which was recently nominated for the DesignCon Best Paper Award.

Share


Suggested Items

Sunstone Integrates SnapEDA Libraries into PCB123

10/25/2017 | Andy Shaughnessy, PCB Design007
Sunstone Circuits and SnapEDA recently announced that SnapEDA’s parts library would be integrated into Sunstone’s PCB123 design tool. During PCB West, I interviewed EDA Product Manager Nolan Johnson of Sunstone Circuits and SnapEDA President Natasha Baker. We discussed their new partnership, the changing parts library landscape, and where the companies see this alliance heading in the future.

PCB Signal Integrity Optimization Using X-ray Metrology

10/16/2017 | Scott Jewler, SILICON VALLEY X-RAY
It happens again. A new backbone router/switch build or a line card upgrade is approaching completion when something goes wrong. The system won’t operate at the targeted data rate. Deadlines are looming and the root cause of the problem is buried somewhere in a big rack of electronic components.

Tom Hausherr Discusses PCB Libraries’ BOM Builder Service

03/15/2017 | Kelly Dack, CID+
PCB Libraries CEO Tom Hausherr and Editor Kelly Dack discuss PCB Libraries’ new BOM Builder service during IPC APEX EXPO. Equipped with the new LEAP technology, the BOM Builder can potentially save PCB designers days or weeks of time normally spent turning a BOM into a CAD library.



Copyright © 2017 I-Connect007. All rights reserved.