Using Data Bus Inversion to Mitigate Simultaneously Switching Noise


Reading time ( words)

This is the third post in a three part series that examines the problem of SSN and explores methods of reducing SSN in your designs.

DBI is an optional feature in DDR4.  If DBI is enabled, then when the driver (controller during a write or DRAM during a read) is sending out data on a lane, it counts the number of “0” (logic low) bits.  If the number of bits driving “0” in the lane is five or more, then the entire byte is inverted, and a ninth bit indicating DBI is asserted low.  This ensures that out of the 8 DQ bits and the 9th DBI bit, at least five bits are “1” during any given transaction.  This also ensures that out of the entire data lane, the maximum total number of signals transitioning is either five 1’s to 9 1’s or vice-versa.  There can never be a situation where all bits go from 0 to 1 or from 1 to 0.

So, if we run the same data bus with data patterns which would be the output of the DBI logic, we get the waveform for DQ0 in Figure 1.

Figure-1_DBI-processed-bit-patterns-with-improved-PDN-520x288.png

Figure 1: DBI processed bit patterns with improved PDN

The eye-height for DQ0 in this case is over 315mV, which surpasses all the other conditions.  Now, since DBI is data dependent, the benefits of DBI may vary and need to be analyzed before implementation.

Thank you for following our blog series on SSN—we hope you find this information valuable and share your thoughts in the comments. With a good design of the PDN, and possibly selecting the DBI feature in DDR4, SSN shouldn’t be a bother in your design. If you’d like to learn more about SSN and similar challenges, check out our white paper “DDR4 Board Design and Signal Integrity Challenges,” which was recently nominated for the DesignCon Best Paper Award.

Share

Print


Suggested Items

Managing Footprints With Integrated EDA Tools

02/23/2021 | Matt Walsh, Siemens Digital Industries Software
Electronics companies are always under great pressure to continually grow and innovate. In addition to navigating ever-accelerating design cycles, they must also address and overcome generational complexities associated with their products, the underlying components they use, and the human capital accountable for delivering on time and on budget. Electronics firms can ill afford the time and resource inefficiencies associated with manually correcting design errors, poor library data integrity, or other inconsistencies leading to missed deadlines or even costly re-spins.

A Library Management Cautionary Tale

02/12/2021 | Steven V. Chavez, CID+
The library management of footprints, land patterns, or cells—however you refer to them in your ecosystem—is one of the most critical items in the foundation of any PCB or CCA design. When I was asked to write an article on this topic, so many thoughts and experiences instantly flooded my mind. After 30+ years of designing PCBs throughout the industry, I have my share of experiences and stories about footprints. One particular experience stands out.

Best Practices: Footprint Design and CAD Library Management

02/09/2021 | I-Connect007 Editorial Team
The I-Connect team spoke with Altium’s John Watson about the hurdles surrounding footprints and footprint design. John talks about how being proactive and improving the CAD library can better QC processes and help protect against footprint difficulties.



Copyright © 2021 I-Connect007. All rights reserved.