Engineer Steve Weir Has Passed Away


Reading time ( words)

We’re sad to report late-breaking news that independent engineering consultant Steve Weir has died. No details are available at this time.

Steve was a power and signal integrity guru with a variety of patents to his name. A fixture of DesignCon and a constant presence on the SI-List signal integrity forum, Steve wrote over a dozen papers on power integrity. 

He also had a crazy, irreverent sense of humor that you don’t find among most engineers. I first met Steve about 10 years ago at DesignCon. He introduced me to a few other EEs, with caveats such as, “John’s an SI engineer, but more importantly, the statute of limitations has run out on his unprosecuted felonies. And don’t let him near your wife. Or your son, for that matter.”

It was like that with Steve. He didn’t seem to have a pause button. The world needs more people like that.

He will be missed. 

Share

Print


Suggested Items

Avoiding EMI Problems With Lee Ritchey

02/27/2020 | I-Connect007 Editorial Team
The I-Connect007 team met with design expert Lee Ritchey to pick his brain on EMI (electromagnetic interference) problems and what can be done to minimize them. Lee explains the issues are almost always tied to power delivery, as well as the abundant amount of misinformation surrounding this topic.

February Design007 Magazine: Eric Bogatin Looks at EMI Root Causes and Solutions

02/12/2020 | I-Connect007 Editorial Team
The I-Connect007 team recently spoke with design instructor and author Eric Bogatin about the EMI challenges facing PCB designers today. Eric is a “signal integrity evangelist” with Teledyne LeCroy, as well as an adjunct professor at the University of Colorado Boulder, and technical editor of the Signal Integrity Journal. In this interview, Eric explains why EMI is so prevalent and what designers and design engineers can do to avoid EMI from the start.

Design Rule Checks Cut Down Board Respins

09/24/2019 | Rebecca Lord and John McMillan, Mentor, a Siemens business
PCB designs commonly undergo multiple respins as a result of inconspicuous signal integrity (SI), power integrity (PI), and electromagnetic interference (EMI) violations. At an average cost of nearly $28,000 per respin, ensuring that a given design meets its performance, time to market, and cost goals is imperative. To help eliminate complicated and difficult-to-diagnose layout violations, some PCB tool suites offer unique electrical design rule checks (DRC).



Copyright © 2020 I-Connect007. All rights reserved.