Beyond Design: Stackup Planning, Part 3


Reading time ( words)

Following on from the first Stackup Planning columns, this month’s Part 3 will look at higher layer-count stackups. The four- and six-layer configurations are not the best choice for high-speed design. In particular, each signal layer should be adjacent to, and closely coupled to, an uninterrupted reference plane, which creates a clear return path and eliminates broadside crosstalk. As the layer count increases, these rules become easier to implement but decisions regarding return current paths become more challenging.

Given the luxury of more layers:

  • Electromagnetic compliancy (EMC) can be improved or more routing layers can be added.
  • Power and ground planes can be closely coupled to add planar capacitance, which is essential for GHz plus design.
  • The power distribution networks (PDNs) can be improved by substituting embedded capacitance material (ECM) for the planes.
  • Multiple power planes/pours can be defined to accommodate the high number of supplies required by today’s processors and FPGAs.
  • Multiple ground planes can be inserted to reduce the plane impedance and loop area.

Although power planes can be used as reference planes, ground is more effective because local stitching vias can be used for the return current transitions, rather than stitching decoupling capacitors which add inductance. This keeps the loop area small and reduces radiation. As the stackup layer count increases, so does the number of possible combinations of the structure. But, if one sticks to the basic rules, then the best performing configurations are obvious.

Figure 1 illustrates the spreading of return current density across the plane above and below the signal path. At high frequencies, the return current takes the path of least inductance. As the frequency approaches a couple of hundred MHz, the skin effect forces the return current to the surface (closest to the signal trace).

I previously mentioned that it is important to have a clearly defined current return path. But it is also important to know exactly where the return current will flow. This is particularly critical with asymmetric stripline configurations where one signal layer is sandwiched between two planes as in Figure 2. Now obviously, if the distance to the closest plane (h1) is the same distance as the far plane (h2) then the return current distribution will be equal on each plane (given the same inductance for each path). However, in order to force the current onto the ground (GND) plane of an unbalanced stripline configuration, h2 needs to be at least twice h1, and three times is better.

To read this entire column, which appeared in the August 2014 issue of The PCB Design Magazine, click here.

Share




Suggested Items

HyperLynx: There’s an App for That

08/05/2022 | I-Connect007 Editorial Team
I recently spoke with Todd Westerhoff, product marketing manager for signal integrity software tools at Siemens. We discussed a new capability called HyperLynx Apps that offers a new take on traditional signal and power integrity analysis, and how that fits in with the Siemens plan to put SI and PI tools into the hands of more designers early in the design cycle.

Rambus Driving a CXL Memory Option

06/30/2022 | Nolan Johnson, I-Connect007
In this interview with Arjun Bangre, director of product for high-speed interface IPs for PCI Express and CXL at Rambus, the discussion revolves around new developments in CXL, PCI Express, and interoperable IP solutions that Rambus has developed.

Designing Additive and Semi-Additive PCBs

04/26/2022 | Cherie Litson, CID+, Litson1 Consulting
With components getting smaller and electronic devices becoming more compact, we are reaching the physical limits of the typical etched fabrication processes. To address these limits, new additive and semi-additive processes are being developed to fit into the current fabricators’ production lines without too much disruption or extra cost.



Copyright © 2022 I-Connect007 | IPC Publishing Group Inc. All rights reserved.