ANSYS Certified For The Latest Generation Chip Technology


Reading time ( words)

Customers of TSMC and ANSYS can innovate the next generation of electronic devices – from smartphones to wearable technologies – thanks to TSMC's certification of ANSYS solutions. This certification enables customers to deliver their innovative products to market even faster while minimizing design costs and risk.

Today's modern electronic products are driven by markets that demand minimal power as well as high-performance and reliability. This is commonly achieved by integrating multiple functions into one system on a chip (SoC). Designing a SoC has become increasingly time consuming and resource intensive as semiconductor technology continues to miniaturize. The TSMC certification ensures the required accuracy and proven design process for customers and significantly minimizes risk in SoC design, allowing innovative new devices to be more affordable for consumers.

TSMC's certification of ANSYS® RedHawk™ and Totem™ solutions for its 10nm FinFET chip enables designers to address the power integrity and reliability requirements for chip applications. The certification is based on the most current version of TSMC's 10nm semiconductor version 0.9 process technology. TSMC's certification and reference flow provides static and dynamic voltage drop analysis and advanced signal and power electromigration verification to meet TSMC's 10nm requirements – enabling users to innovate the next generation of SoC designs for use in emerging mobile, computing and networking applications.

"The joint delivery of reference flow and the certification of RedHawk and Totem for TSMC 10nm FinFET technology enable our mutual customers to design complex SoCs with built-in reliability," said John Lee, general manager, ANSYS. "Our long and successful track record of technical alliance with TSMC is continuing to drive the creation and delivery of advanced power integrity and reliability solutions that adequately and accurately address the needs of TSMC's emerging silicon technology, enabling customers to innovate at the design level."

"We have closely collaborated with ANSYS to enable the delivery of advanced power integrity solutions including the analysis of thermal effects in 10nm FinFET technology," said Suk Lee, TSMC senior director, design infrastructure marketing division. "The certification of RedHawk and Totem for 10nm FinFET technology ensures tool readiness, and allows customers to analyze and design power delivery networks with confidence." 

The ANSYS portfolio of product offerings will be showcased at TSMC OIP Ecosystem Forum on Sept. 17 in Santa Clara, California.

About ANSYS, Inc.

ANSYS brings clarity and insight to customers' most complex design challenges through fast, accurate and reliable engineering simulation. Our technology enables organizations ― no matter their industry ― to predict with confidence that their products will thrive in the real world. Customers trust our software to help ensure product integrity and drive business success through innovation. Founded in 1970, ANSYS employs over 2,750 professionals, many of them expert in engineering fields such as finite element analysis, computational fluid dynamics, electronics and electromagnetics, and design optimization. Headquartered south of Pittsburgh, U.S.A., ANSYS has more than 75 strategic sales locations throughout the world with a network of channel partners in 40+ countries. Visit www.ansys.com for more information.

Share


Suggested Items

3D Convergence of Multiboard PCB and IC Packaging Design

07/18/2018 | Bob Potock, Zuken
A new generation of 3D multiboard product-level design tools offer major improvements by managing multiboard placement in both 2D and 3D, and enabling co-design of the chip, package and board in a single environment. Multiboard design makes it possible to create and validate a design with any combination of system-on-chips (SOCs), packages, and PCBs as a complete system. Chip-package-board co-design enables designers to optimize routability via pin assignment and I/O placement to minimize layer counts between the package, chip and board. The new design methodology makes it possible to deliver more functional, higher performing and less expensive products to market in less time.

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.



Copyright © 2018 I-Connect007. All rights reserved.