Beyond Design: Stackup Planning, Part 4


Reading time ( words)

In this final part of the Stackup Planning series, I will look at 10-plus layer counts. The methodology I have set out in previous columns can be used to construct higher layer-count boards. In general, these boards contain more planes and therefore the issues associated with split power planes can usually be avoided. Also, 10-plus layers require very thin dielectrics in order to reduce the total board thickness. This naturally provides tight coupling between adjacent signal and plane layers reducing crosstalk and electromagnetic emissions.

In high-speed digital designs, transient ground currents are the primary source of both unwanted noise voltages and radiated emissions. In order to minimize these emissions, the impedance of the ground should be minimized by reducing the inductive loop area. Inductance is directly proportional to the length of the conductor, so keep the loop area as short as possible.

To minimize inductance, two conductors (signal traces or ground planes) that carry current in the same direction should be separated. However, two conductors that carry current in the opposite direction (such as signal and ground planes or power and ground planes) should be positioned as closely as possible. Both these cases also help eliminate crosstalk.

Here are some additional rules for high-speed design:

  1. Use multiple ground planes, where possible, rather than power planes, in the stackup to isolate signal layers.
  2. Place stitching ground vias close to every signal transition (via) to provide a short current return path.
  3. Spread numerous ground stitching vias around the board to connect the multiple ground planes through a low impedance path.
  4. Don’t use ground pours on signal layers as this reduces the impedance of nearby traces. If you must, in order to balance copper, separate the signal and pour by 20 mils.

If power planes are used as reference planes, then the return current must transverse stitching capacitors in order to jump between ground and power planes. The current flowing through these stitching capacitors will create a voltage drop across them. These voltages may radiate adding to system noise problems. 

To read this entire column, which appeared in the October 2015 issue of The PCB Design Magazine, click here.

Share


Suggested Items

AltiumLive to Feature Altium Designer 19 Release

10/03/2018 | Andy Shaughnessy, Design007 Magazine
This week, Altium Designer 19 will be officially launched to the public during AltiumLive, which takes place October 3-5 in San Diego. I asked Altium COO Ted Pawela to give us a preview of Altium Designer 19, and to explain how AD19 fits in with the company’s long-term plans. He also discusses Altium Live’s plan to provide PCB design content that is not vendor-specific to help support the entire industry, not just customers.

John R. Watson Returns to AltiumLive in San Diego

10/03/2018 | Andy Shaughnessy, Design007 Magazine
When AltiumLive launched last year, John R. Watson, CID, of Legrand signed up as an instructor. He’ll be presenting at this week’s AltiumLive in San Diego as well. I spoke with John recently about his AltiumLive class, and the state of PCB design. He also discussed a few tricks for designing boards with components that are currently on an 80-week lead time, and why this problem is likely to get worse before it gets better.

Lee Ritchey Returns to AltiumLive with 32 Gbps Design Class

09/26/2018 | Andy Shaughnessy, Design007 Magazine
Lee Ritchey was one of the instructors for last year’s inaugural AltiumLive event, which drew hundreds of PCB designers. Now, Lee is back, teaching a high-speed design class at next week’s AltiumLive in San Diego. That class is sold-out, but you can catch Lee teaching the same class at the January AltiumLive event in Germany. I asked Lee to explain what he plans to cover in this course, and why PCB designers and design engineers should consider attending one of the events.



Copyright © 2018 I-Connect007. All rights reserved.