Beyond Design: Stackup Planning, Part 4


Reading time ( words)

In this final part of the Stackup Planning series, I will look at 10-plus layer counts. The methodology I have set out in previous columns can be used to construct higher layer-count boards. In general, these boards contain more planes and therefore the issues associated with split power planes can usually be avoided. Also, 10-plus layers require very thin dielectrics in order to reduce the total board thickness. This naturally provides tight coupling between adjacent signal and plane layers reducing crosstalk and electromagnetic emissions.

In high-speed digital designs, transient ground currents are the primary source of both unwanted noise voltages and radiated emissions. In order to minimize these emissions, the impedance of the ground should be minimized by reducing the inductive loop area. Inductance is directly proportional to the length of the conductor, so keep the loop area as short as possible.

To minimize inductance, two conductors (signal traces or ground planes) that carry current in the same direction should be separated. However, two conductors that carry current in the opposite direction (such as signal and ground planes or power and ground planes) should be positioned as closely as possible. Both these cases also help eliminate crosstalk.

Here are some additional rules for high-speed design:

  1. Use multiple ground planes, where possible, rather than power planes, in the stackup to isolate signal layers.
  2. Place stitching ground vias close to every signal transition (via) to provide a short current return path.
  3. Spread numerous ground stitching vias around the board to connect the multiple ground planes through a low impedance path.
  4. Don’t use ground pours on signal layers as this reduces the impedance of nearby traces. If you must, in order to balance copper, separate the signal and pour by 20 mils.

If power planes are used as reference planes, then the return current must transverse stitching capacitors in order to jump between ground and power planes. The current flowing through these stitching capacitors will create a voltage drop across them. These voltages may radiate adding to system noise problems. 

To read this entire column, which appeared in the October 2015 issue of The PCB Design Magazine, click here.

Share


Suggested Items

Martin Cotton Discusses Ventec’s New Book and Low-Loss Materials

04/11/2018 | Andy Shaughnessy, Design007 Magazine
During DesignCon 2018, Andy Shaughnessy sat down for an interview with Martin Cotton, director of OEM projects for Ventec. Martin was a PCB designer for years, so he has experience on both sides of the desk. They discussed Ventec’s reasons for coming to DesignCon, their expansion into low-loss materials, and Ventec’s new I-Connect007 book, The Printed Circuit Designer’s Guide to Thermal Management with Insulated Metal Substrates.

Mentor’s HyperLynx Automates SERDES Channel Design

04/09/2018 | Andy Shaughnessy, Design007 Magazine
Mentor recently released the newest version of its HyperLynx signal integrity software. This version may be the first SI tool in the industry to fully automate SERDES design channel validation. I spoke recently with Chuck Ferry, product marketing manager with Mentor, about the new HyperLynx and some of the new serial link design capabilities that customers have been demanding.

Part 2: EIPC’s 2018 Winter Conference in Lyon, Review of Day 1

02/19/2018 | Pete Starkey, I-Connect007
We continue with the rest of Pete Starkey’s report on Day 1 of the EIPC Winter Conference in Lyon, France. Included in this segment are presentations by Ventec, Ericsson, TTM and others, plus photos of their evening tour of Alstom.



Copyright © 2018 I-Connect007. All rights reserved.