Mentor Graphics Video: Automatically Unravel Complex FPGA Signals


Reading time ( words)

Optimizing large pin-count FPGAs is challenging. Manual optimization can take days and result in reduced quality.

This new video from Mentor Graphics shows how signal pin assignments can be automatically optimized between multiple FPGAs on the PCB while respecting pin-specific rules and constraints. Reduce the number of routing layers, minimize crossovers and overall trace lengths on the PCB, and reduce signal integrity issues for higher completion rates and shorter FPGA route times.

To watch this video, click here.

Share

Print


Suggested Items

Just Ask Happy: Two-Layer Low-Speed PCBs

07/03/2020 | I-Connect007 Editorial Team
We asked for you to send in your questions for Happy Holden, and you took us up on it! The questions you've posed run the gamut, covering technology, the worldwide fab market, and everything in between. Enjoy.

Book Excerpt: Signal Integrity by Example, Chapter 3

06/24/2020 | I-Connect007 Editorial Team
The following is an excerpt from The Printed Circuit Designer's Guide to... Signal Integrity by Example, written by Fadi Deek of Mentor, a Siemens Business. Deek explores how to reach effective design solutions and make strong engineering tradeoffs through analysis techniques, best design principles, and software tools to achieve accurate simulations and measurements.

Book Excerpt: Signal Integrity by Example

06/11/2020 | I-Connect007 Editorial Team
Editor's note: The following is an excerpt from "The Printed Circuit Designer's Guide to... Power Integrity by Example," written by Fadi Deek of Mentor, a Siemens Business. Deek explores how to reach effective design solutions and make strong engineering tradeoffs through analysis techniques, best design principles, and software tools to achieve accurate simulations and measurements.



Copyright © 2020 I-Connect007. All rights reserved.