Quiet Power: Dynamic Models for Passive Components

Reading time ( words)

A year ago, my Quiet Power column described the possible large loss of capacitance in multilayer ceramic capacitors (MLCC) when DC bias voltage is applied. However, DC bias effect is not the only way we can lose capacitance. Temperature, aging, and the magnitude of the AC voltage across the ceramic capacitor also can change its capacitance.

Finally, the initial tolerance needs to be considered as well. In the worst case, we may lose up to 90% of the capacitance for an X5R capacitor, and even for an X7R capacitor. This column will show you the details and also how the most advanced manufacturers are helping the users with new simulation models to take these effects into account.

As an actual example, let us look at one of the capacitors that was extensively tested, where 1uF 0603-size 16V capacitors were tested from various vendors. We further assume that we want to use the part on a 12V supply rail, where the AC noise is low (this will be important later when we take the AC bias dependence into account). Some of the samples were chosen with X5R, some with X7R temperature characteristics. As showed with actual test data , X7R capacitors are sometimes worse for DC bias sensitivity than X5R parts.

If we take the part from Vendor B (labeled B7) in Figure 1, we see that at 12V DC bias we can lose 60% or 70% of the capacitance, dependent on which way the DC bias changes. But when we need to consider the worst-case capacitance loss, we have to consider the cumulative effect of all of the following factors:

  • Initial tolerance
  • Temperature effect
  • DC bias effect
  • AC bias effect
  • Aging

The sample had +-10% initial tolerance. The X7R temperature characteristics comes with an additional +-15% tolerance window for the temperature variation.

To read this entire article, which appeared in the March issue of The PCB Design Magazine, click here.


Suggested Items

Fadi Deek Discusses Mentor’s New Power Integrity eBook

04/22/2018 | Andy Shaughnessy, Design007 Magazine
At DesignCon 2018, I ran into Mentor’s Fadi Deek, the author of both of Mentor’s I-Connect007 eBooks: the newest, "The Printed Circuit Designer’s Guide to Power Integrity by Example," and their first book, "The Printed Circuit Designer’s Guide to Signal Integrity by Example." We sat down and discussed how the idea for the books came about, as well as some of the power integrity challenges facing PCB designers and engineers.

Martin Cotton Discusses Ventec’s New Book and Low-Loss Materials

04/11/2018 | Andy Shaughnessy, Design007 Magazine
During DesignCon 2018, Andy Shaughnessy sat down for an interview with Martin Cotton, director of OEM projects for Ventec. Martin was a PCB designer for years, so he has experience on both sides of the desk. They discussed Ventec’s reasons for coming to DesignCon, their expansion into low-loss materials, and Ventec’s new I-Connect007 book, The Printed Circuit Designer’s Guide to Thermal Management with Insulated Metal Substrates.

Cadence’s Sigrity Automates Power Integrity Simulation Earlier in Design Cycle

04/04/2018 | Kelly Dack, CID+, EPTAC
DesignCon is always a great place to check out the latest PCB layout and simulation software tools. During DesignCon 2018, Guest Editor Kelly Dack met with Sam Chitwood, a product engineer with Cadence. Sam explained how the Cadence Sigrity simulation software now allows users to make decisions early in the design process, and how this can help optimize the design of the power delivery network and ensure signal integrity in complex PCBs.

Copyright © 2018 I-Connect007. All rights reserved.