Reading time ( words)
In this webinar attendees will learn about a new workflow that has been developed jointly between MathWorks and SiSoft, which enables semiconductor companies to reuse their SerDes designs directly for IBIS-AMI model creation, simulation, and validation.
June 21, 2016
9:00 a.m. U.S. EDT/ 2:00 p.m. BST/ 3:00 p.m. CEST
2:00 p.m. U.S. EDT/ 7:00 p.m. BST/ 8:00 p.m. CEST
- Using Simulink for the design and simulation of SerDes architectures
- Creating AMI models directly from SerDes designs using C Code Generation and compilation to DLLs
- Simulation and validation of IBIS-AMI models in SiSoft Quantum Channel Designer (QCD)
Please allow approximately 45 minutes to attend the presentation and Q&A session. We will be recording this webinar, so if you can't make it for the live broadcast, register and we will send you a link to watch it on-demand.
To register, click here.
Paul Taubman, Nine Dot Connects
In Part 1 of this series, Paul Taubman made the bold statement that the PCB layout is just as much a mechanical effort as it is an electrical one. In Part 2, he threads the needle, explaining why he believes that a PCB truly a mechatronic design, and why mechanical engineers may be more prepared to take on the PCB layout.
Andy Shaughnessy, Design007 Magazine
Pulsonix has been developing PCB design software for almost 20 years, establishing a reputation for its full-featured, low-cost design tools. Now, the UK-based company wants to break into the US market, and Pulsonix recently showcased its latest tools at PCB West. During the show, I spoke with Business Development Manager Ty Stephens about the company’s latest tools and plans to become a major player in the US market.
Craig Armenti, Mentor
Schematic verification is a part of the hardware engineer’s responsibility just as PCB layout verification is an accepted part of the PCB designer’s responsibility. However, with today’s circuit designs becoming more and more complex, time-consuming manual schematic verification is no longer an option. Manual verification of a complex circuit introduces significant risk by not identifying schematic design errors that are, in turn, passed to the downstream processes and ultimately to the fabricated board.