From the CAM Shop: Tight Tolerance Design Tips


Reading time ( words)

After you finish your design, it winds up in the hands of people like Mark Thompson, the man who runs the CAM department at Prototron Circuits in Redmond, Washington. He sees CAD data firsthand, and often has to address errors and inconsistencies in PCB designs. For this issue, we asked Mark to discuss the today’s tight tolerances, some of the problems they can cause PCB designers, and what designers can do when dealing with shrinking features.

Andy Shaughnessy: What are the tightest tolerances you are currently building?

Mark Thompson: First off, that is a great question. We have long said in fabrication if you added up all the accumulative tolerances a fab shop has to deal with the part would be physically impossible to build. Having said that, unusual process tolerances CAN be achieved, such as plated holes with a +/-.002” tolerance for press-fit devices. One fab shop may say that the best they can do for plated holes and slots/cutouts would be +/-.003” but often we can do +/-.002”. How is that possible, you ask? For one thing, we can tell the CAM system to select a tool that is +.004-.000”. This selects a tool that works best for a +/-.002” final tolerance.

Another typical tolerance issue is with controlled impedance. Many fabricators ask for +/-15% tolerance for traces thinner than .0035”. This is not uncommon considering that just 10% = less than half a mil of total accumulated deviation throughout the fabrication process. The good news is that most fabricators use a field solver for the impedances, which means they can adjust for process variables like plate, etch, mask thickness, etc. And ultimately this means that even in situations where a fabricator may ask for +/-15%, they may incur as little as 5% deviation if they have good process control. I guess I would end by saying if the customer has some unusual tolerances they need to achieve. I recommend speak with your chosen fabricator to make sure they can be met.

Shaughnessy: What are the most challenging issues fabricators face regarding fine spaces, traces, and pitch?

Thompson: Another great question. There are many. First and foremost is the chosen copper weight vs. trace and space. Many times this comes down to what a fabricator has to do for compensations for the process. In this case, we are talking about etch compensations.

Let’s say you have a .1 mm trace and space design and you desire 3 oz. finish. The general rule of thumb is that for every half ounce of starting copper, we do a half-mil etch compensation. For three ounces we would need a .003” etch comp, and if the space is .00393” (.1 mm) we would be left with a .00093”, space which is way outside of most folks’ capabilities.

To read this entire article, which appeared in the June 2016 issue of The PCB Design Magazine, click here.

Share


Suggested Items

3D Convergence of Multiboard PCB and IC Packaging Design

07/18/2018 | Bob Potock, Zuken
A new generation of 3D multiboard product-level design tools offer major improvements by managing multiboard placement in both 2D and 3D, and enabling co-design of the chip, package and board in a single environment. Multiboard design makes it possible to create and validate a design with any combination of system-on-chips (SOCs), packages, and PCBs as a complete system. Chip-package-board co-design enables designers to optimize routability via pin assignment and I/O placement to minimize layer counts between the package, chip and board. The new design methodology makes it possible to deliver more functional, higher performing and less expensive products to market in less time.

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.



Copyright © 2018 I-Connect007. All rights reserved.