-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Getting Signal Integrity Right by Design
July 27, 2016 | Narayanan TV, ZukenEstimated reading time: 2 minutes
As clock frequencies increase and active devices and interconnect traces shrink and are placed ever closer together, signal integrity (SI) becomes an increasing challenge. Today, SI is typically addressed late in the design process after the PCB layout has been completed by performing complex and time-consuming 3D extractions and simulations for high-speed lines.
But with little attention being paid to SI during the layout process, simulation frequently identifies numerous SI problems. Multiple design and simulation iterations are often required to resolve these issues, in some cases causing delays in bringing the product to market and increasing nonrecurring expenses. An embedded SI checker helps by automatically checking for common mistakes that frequently cause SI problems such as missing shielding, return path discontinuities, ground or power loops, impedance mismatches, etc. Even with this approach, simulations are still required as a final check, but reducing the number of issues that must be addressed at this late stage helps bring the product to market faster and reduces engineering costs.
SI Design Challenges
Increasing data rates, higher IO counts and greater design complexity are leading to greater challenges in meeting SI and electromagnetic interference (EMI) requirements. For instance, 3DIC technology utilizes through-silicon vias (TSVs) to eliminate bond wires and further reduce interconnection distance in stacked chip configurations, providing higher speed performance and lower power consumption at the cost of creating many new opportunities for harmful radiation. Meanwhile, regulatory authorities are tightening electromagnetic compatibility (EMC) requirements by requiring compliance at higher and higher frequencies. The trend towards integrating multiple radios—each of which is an intentional radiator—into electronic products creates further challenges.
But the complexity of today’s designs and the high levels of automation required to complete them in a reasonable time period usually prevent electrical designers from paying more than cursory attention to SI during the design process. Nearly all PCB design tools have built-in design rule checkers (DRCs) but they typically evaluate the design from a manufacturability perspective, rather than from an SI perspective. Simulation is normally performed after the design has been completed, when it becomes possible to model its performance by calculating a 3D solution of Maxwell’s equations, which provides an elegant mathematical representation of electromagnetic interactions. The result, all too often, is that large numbers of SI problems are identified at a point relatively late in the design process when changes are very expensive to make. As a general rule, the cost of design changes generally increases by an order of magnitude or more as the design moves from conceptual to detailed to simulation.
To read this entire article, which appeared in the July 2016 issue of The PCB Design Magazine, click here.
Suggested Items
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
On the Line With... Podcast Talks With Cadence Expert on Manufacturing
04/18/2024 | I-Connect007In “PCB 3.0: A New Design Methodology: Manufacturing” Patrick Davis returns to the podcast to talk about design rules. As design considerations become more and more complex, so, too, do the rulesets designers must abide by.
Designing Electronics for High Thermal Loads
04/16/2024 | Akber Roy, Rush PCB Inc.Developing proactive thermal management strategies is important in the early stages of the PCB design cycle to minimize costly redesign iterations. Here, I delve into key aspects of electronic design that hold particular relevance for managing heat in electronic systems. Each of these considerations plays a pivotal role in enhancing the reliability and performance of the overall system.