Signal Integrity Tools and Design Methodology in the Modern Age


Reading time ( words)

The PCB design process has traditionally been done in silos. One group creates the design intent (schematic), another group implements the logic on the PCB, and yet another group does some checking of the design using analysis tools. This traditional approach has run into a number of problems.

The first problem was that prototypes were showing up in the lab that did not work due to complicated signal and power integrity problems not found by the analysis tools. But even when the analysis team equipped themselves with sophisticated analysis tools, the back-and-forth between silos or lack of time in the schedule tended to create chaos as design deadlines loomed.

Today, modern PCB design methodology offers a more team-oriented solution. With a front-to-back constraint driven approach that enables all groups to get involved with signal and power integrity, many potential problems are either avoided or found early in the design process. With first order problems removed, the analysis team, with their sophisticated tools, is better positioned to focus on design sign-off so prototypes come back working the first time.

This article is focused on how each part of that design team can get out of their silo and work cooperatively. Using a common constraint manager, each group can utilize their varying levels of expertise to ferret out signal and power integrity problems.

Pre-Layout

For teams seeking to break out of their historic silos, tools can help by providing a certain amount of integration. One way that can happen is by having a constraint system integrated with your SI system at all stages of your design process. While decisions are being made for physical partitioning, component/IP selections, and power requirements, pre-layout analysis can help define your solution space and corresponding electrical constraints. This early analysis as part of a well-executed constraint driven flow saves time and prevents issues from propagating down to SI signoff.

Topology analysis is usually what comes to mind when thinking of pre-layout analysis and is an ideal environment for what-if analysis. Here you can start from scratch or by extracting nets from design data in the schematic or layout. In either case you can quickly build a representation of the major interfaces in the design. Models for active devices should be as accurate as possible and interconnect can be estimated or parameterized and swept.

To read this entire article, which appeared in the July 2016 issue of The PCB Design Magazine, click here.

Share


Suggested Items

Moving From 28 Gbps NRZ to 56 Gbps PAM-4: Is it a Free Lunch?

09/24/2018 | Yuriy Shlepnev, Simberian
The usual way of signaling through PCB interconnects is a two-level pulse, an encoding of 1s and 0s or bits, named NRZ (non-return-to-zero) or PAM-2 line code type. Increasing the data rate with the NRZ code type presents some obstacles. For a 28 Gbps NRZ signal, the bit time is about 35.7 ps with the main spectral lobe below 28 GHz. For a 56 Gbps NRZ signal, the bit time is about 17. 86 ps, with the main spectral lobe below 56 GHz. One can feel the problem already: Getting PCB interconnect analysis and measurements up to 56 GHz and beyond is very challenging, to say the least.

PCB Design Challenges: A Package Designer’s Perspective

09/17/2018 | Bill Acito, Cadence Design Systems
The challenges faced by the PCB designers of today are significant. If we examine the breadth of designs, we find ever-increasing data rates and more high-speed signal routing that drive additional challenges meeting signal-quality requirements, including reflection signal loss and crosstalk issues. At the same time, designers are being asked to complete designs in shorter cycle times and in smaller form factors. They must come up with new and more complex routing strategies to better control impedance and crosstalk. Manual implementation is often time-consuming and prone to layout errors.

BGA Fanout Routing Overview

09/04/2018 | Christian Keller, Altium
PCB developers are deluged with new challenges caused by increasing density and smaller components. Ball grid arrays (BGAs) create particular challenges during layout, with hundreds of connections in just a few square centimeters. Fortunately, designers now have options for addressing these issues.



Copyright © 2018 I-Connect007. All rights reserved.