-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueAdditive Manufacturing
In this month’s issue, we explore additive manufacturing technology for the PCB fabricator: where it stands today, the true benefits, and where it seems to be headed.
The Growing Industry
In this issue of PCB007 Magazine, we talk with leading economic experts, advocacy specialists in Washington, D.C., and PCB company leadership to get a well-rounded picture of what’s happening in the industry today. Don’t miss it.
The Sustainability Issue
Sustainability is one of the most widely used terms in business today, especially for electronics and manufacturing but what does it mean to you? We explore the environmental, business, and economic impacts.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
Siemens Unveils Calibre DesignEnhancer for Calibre Correct-by-construction IC Layout Optimization
July 12, 2023 | SiemensEstimated reading time: 3 minutes
Siemens Digital Industries Software introduces Calibre DesignEnhancer software, an innovative solution that enables integrated circuit (IC), place-and-route (P&R) and full-custom design teams to dramatically improve productivity, boost design quality and reduce time to market by automatically implementing ‘Calibre correct-by-construction’ design layout modifications much earlier in the IC design and verification process.
The latest in a series of ‘shift left’ tools for Siemens’ industry-leading Calibre® nmPlatform for IC physical verification, the new Calibre DesignEnhancer tool empowers custom and digital design teams to enhance physical verification readiness by quickly and accurately optimizing their designs to reduce or eliminate voltage (IR) drop and electromigration (EM) issues. By supporting automated layout optimization during the IC design and implementation stages, the Calibre DesignEnhancer tool helps customers deliver “DRC-clean” designs to tapeout faster while improving design manufacturability and circuit reliability.
“The Calibre DesignEnhancer solution is proving to be extremely useful in our continuous efforts to enhance our IC design processes, for example, by addressing and resolving specification resistance and IR-drop issues,” said Pier Luigi Rolandi, Smart Power Technology R&D Design Enablement Director, STMicroelectronics.
Before conducting physical verification on an IC design, engineers have traditionally relied on third-party P&R tools to incorporate design for manufacturing (DFM) optimizations, often requiring multiple time-consuming runs before converging on a “DRC-clean” solution. With Siemens’ new Calibre DesignEnhancer tool, design teams can significantly shorten turnaround time and reduce EM/IR issues while preparing a layout for physical verification.
The Calibre DesignEnhancer tool currently provides three use models:
- Via modification automatically analyzes layouts and inserts up to 1 million+ Calibre-clean correct-by-construction vias to reduce the impact of via resistance on EM/IR and reliability. Because these modifications are based on a thorough understanding of the layout and signoff design rules, via insertion can help customers meet their power goals without impacting performance or area metrics.
- Power/ground enhancement automatically analyzes layouts and inserts Calibre nmDRC-clean vias and interconnects in open tracks to create parallel runs that can lower resistance on power/ground structures and reduce IR and EM issues associated with the power grid. Customers using the Calibre DesignEnhancer tool have achieved up to 90 percent reductions in IR drop issues.
- Filler cell insertion optimizes the insertion of decoupling capacitor (DCAP) and filler cells required for physical verification readiness. It replaces traditional P&R filler cell insertion processes, which helps to provide better quality of results and up to 10X faster runtimes.
“In today’s challenging IC design environment, engineering teams working at advanced nodes are struggling to optimize layouts for manufacturability and performance within the given area and project timeline constraints in which they must work,” said Michael White, Senior Director, Physical Verification Product Management, Calibre Design Solutions, Siemens Digital Industries Software. “By using the Calibre DesignEnhancer software, designers can bring Calibre polygonal processing speed and accuracy into play earlier in the design cycle, which can help to avoid late design cycle surprises.”
The Calibre DesignEnhancer solution uses proven technology, engines, and qualified rule decks from Calibre, all of which can help customers generate results that are correct by construction, Calibre DRC-clean, and ready for signoff verification. It can read OASIS, GDS, and LEF/DEF as input files, and output layout modifications in any combination of OASIS, GDS, or incremental DEF files, helping design teams to easily back-annotate Calibre DesignEnhancer software changes to the design database for power and timing analysis using commonly preferred tools for further analysis earlier in the design creation lifecycle.
The Calibre DesignEnhancer tool integrates with all major design and implementation environments using industry interface standards, providing a user-friendly environment that requires minimal training and setup. Calibre DesignEnhancer kits are available now for all leading foundries supporting designs from 130nm to 2nm, depending on the use model and the technology.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/31/2024 | Marcy LaRont, PCB007 MagazineThis week, our columnists enjoy particular attention with Barry Olney, Mehul Dave, and Happy Holden all providing valuable insight on materials, the critical importance of the front-end engineering process once a PCB design is received, and an overview and observations around IPC APEX EXPO technical sessions.
Bell Awarded Funding for Phase 1B of DARPA Speed and Runway Independent Technologies (SPRINT) X-Plane Program
05/30/2024 | BellBell Textron Inc., a Textron Inc. company, has been down-selected for Phase 1B of Defense Advanced Research Projects Agency (DARPA) Speed and Runway Independent Technologies (SPRINT) X-Plane program.
Cambridge GaN Devices Signs MoU with ITRI Covering GaN-based Power Supply Development
05/30/2024 | BUSINESS WIRECambridge GaN Devices (CGD), the fabless, clean-tech semiconductor company, dedicating to develop energy-efficient GaN-based power devices that make greener electronics possible, has signed a Memorandum of Understanding with Industrial Technology Research Institute (ITRI) of Taiwan to solidify a partnership in developing high performance GaN solutions for USB-PD adaptors.
Connect the Dots: Designing for Reality—The Physical Manufacturing Phases
05/30/2024 | Matt Stevenson -- Column: Connect the DotsDesigning for reality is focused on the art and science of PCB design and production. If you’re trying to make a PCB that stands out for being reliable, easy to manufacture, and meets all design goals, then you’re in the perfect spot. We’re here to break down the PCB manufacturing process while sharing essential tips for smooth design and production.
Elementary, Mr. Watson: Pushing Design Boundaries
05/29/2024 | John Watson -- Column: Elementary, Mr. WatsonOverconstraint: What a concept. Our first thoughts would be: What are we hurting by overconstraining a design? Isn't it better to be safe than sorry? What is meant by overconstraint? It means to apply excessive constraints. In engineering and mathematics, it's used when there are too many simultaneous equations to result in an exact solution. For example, fitting a line to many points is overconstrained because a line cannot be drawn simultaneously through all of the points. In PCB design, overconstraints always occur, including dimensional, electrical, manufacturing, and timing constraints. The list goes on.