Ansys Receives TSMC OIP Ecosystem Forum Customers' Choice Award for 5G Millimeter Wave Chip Analysis Solution Paper
March 19, 2021 | PRNewswireEstimated reading time: 1 minute
Ansys received the Customers' Choice Award for a technical paper presented at TSMC 2020 North America Open Innovation Platform® (OIP) Ecosystem Forum. Within the paper, Ansys provided a roadmap for adding new technology to the Ansys® Totem™ RF design solution to address challenges in next-generation communication technologies beyond 5G, enabling customer success. The paper won the award based on the popular vote by conference attendees and can be downloaded on TSMC.com.
Transitioning to 5G millimeter wave wireless communication requires massive integration of RF components into digital SoCs (System-on-Chip). RF devices consume significant power and the resulting electromigration and self-heating challenges significantly impact the efficiency, cost and reliability of high-speed designs, which must be comprehensively addressed. Ansys enhanced Totem's capabilities to address the needs of 5G and high-speed RF designers.
Ansys' paper, titled "Electromigration and Self-Heat Analysis on RF Devices for mmWave Designs," details how Totem empowers 5G and high-speed RF designers to conduct electromigration and self-heat analysis. The Totem electromigration flow was demonstrated on an RF block using TSMC 16nm process technology and has been validated by TSMC.
"As a valued partner, Ansys provides leading design solutions that enable our mutual customers to take advantage of TSMC's latest process technologies," said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. "We are pleased to congratulate Ansys as the winner of this Customers' Choice Award and look forward to our continued collaboration with Ansys to address future complex challenges for designing next-generation silicon technologies."
"Together with TSMC, Ansys continues to help engineers overcome significant hurdles for designing 5G and high-speed RF chips," said John Lee, vice president and general manager at Ansys. "Receiving this prestigious award from TSMC for the second time in three years is a testament to the impact our industry-leading simulation solutions have made on the design community and we intend to deepen our collaboration with TSMC to solve more challenges in the near future."
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.