Dry Film Photoresist Adhesion Tests


Reading time ( words)

Laminate construction, chemical composition of the copper foil surface and its topography, resist composition, lamination conditions, and hold times all affect dry film photoresist adhesion, conformation, and, ultimately PWB yields. This area has been studied extensively over the years.

A number of resist adhesion test methods have been employed to test different surfaces and process conditions with regard to dry film adhesion. The constant in such studies is a given dry film resist that is tested on different copper surfaces and under different process conditions. Conversely, one can keep the laminate construction and copper foil preparation as well as lamination conditions and hold times the same, while testing the adhesion characteristics of different films.

There are several failure modes, or sources of yield losses, if the copper surface is not properly prepared. Failure may be due to insufficient or excessive adhesion:

1. Failure to achieve good adhesion in a print-and-etch process will cause etchant attack under the resist and ultimately an “open” defect.

2. Failure to achieve good adhesion in a plating process will cause tin/lead underplating, ultimately leading to shorting defects (“shorts”).

3. Failure to achieve good release of unexposed resist during development can cause etch retardation in a print-and-etch process, ultimately leading to shorts.

4. Failure to achieve good release of unexposed resist during development in a plating process can cause poor adhesion of the plated copper to the copper base (copper-copper peelers).

5. Failure to achieve good release of exposed resist in a print-and-etch process on innerlayers can inhibit the formation of copper oxide multilayer bonder (or alternative bonders) on such a copper surface.

6. Failure to achieve good release of exposed resist in a plating process can cause etch retardation.

Read the full column here.


Editor's Note: This column originally appeared in the October 2014 issue of The PCB Magazine.

Share

Print


Suggested Items

Communication, Part 4: The Top 5 Causes of Engineering Delays

10/25/2019 | Steve Williams, The Right Approach Consulting LLC
In Part 4 of this series on how PCB fabricators and designers can better communicate, Bob Chandler from CA Design and Mark Thompson from Prototron Circuits address the top five causes of engineer delays.

Why Designers Need to Be at the SMTA Additive Electronics Conference

10/18/2019 | I-Connect007
In a recent interview, Kelly Dack and Tara Dunn (Omni PCB president and conference co-chair) discussed why designers need to attend the SMTA Additive Electronics Conference. Tara will also be attending and moderating a panel discussion at the conference.

Additive Electronics Conference Set for October 2019 Debut

10/15/2019 | Kelly Dack
Kelly Dack and Tara Dunn talk about the upcoming conference "Additive Electronics: PCB Scale to IC Scale" on October 24, 2019, hosted by SMTA in San Jose, California, and why it's an important event for people to attend—especially those involved in the design process.



Copyright © 2019 I-Connect007. All rights reserved.