-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
SiSoft Discusses Signal Integrity Drivers and Challenges
December 14, 2016 | Andy Shaughnessy, PCBDesign007Estimated reading time: 7 minutes
KATZ: In the past, SI engineers became pretty good at exporting data to Excel or writing custom scripts to filter, sort and visualize their results. And, when it makes sense, we output CSV data directly to your spreadsheet of choice. But for many SI tasks that doesn’t make sense. So we’ve taken a two-pronged approach: First, allow customers to customize which data is saved and in what order, and second, incorporate advanced sort, filter, and roll-up capabilities directly within our tools. My view is that if you can imagine ways you’d like to visualize your data, then you should be able to make it happen. The tools should even challenge you to think about the data in new ways, and I think we’ve achieved that too. I really enjoy watching customers find new ways to plot and visualize data because that’s when important discoveries and breakthroughs are made. Of course, it’s great to see them performing more efficiently in their routine tasks too. And because a picture is worth a thousand words, we’ve created a series of on-line videos so customers can see how this (and our other new features) works. A video is worth a billion words, and so is data visualization and trend analysis done right.
SHAUGHNESSY: Tabbed routing is another issue we hear a lot about from engineers working with DDR designs. Why has tabbed routing been so tough to model, and how do you address that?
KATZ: That’s an interesting question, because our team took an alternative approach like we did with via modeling. In both situations, you might be inclined to think these structures require generalized 3D solutions. But, if you look closer you see fairly consistent structures getting designed and manufactured. We find that once we comprehend and model the relevant pieces of the structure we arrive at solutions that are orders of magnitude faster than conventional 3D solvers and correlate well with measurement. My team has actually published quite a bit in this space, including the paper, “Fast, efficient and accurate: via models that correlate to 20GHz,” and I view it as an arena where SiSoft really shines. Customers like the approach because analysis is fast enough to sweep through layout alternatives and derive the best solution for both signal performance and manufacturing. Our approach also enables large batches of post-route simulations to complete without a perceptible change when tabbed routing is used.
SHAUGHNESSY: What do you have coming up in the next few years or so?
KATZ: We have a lot of excitement over the future of our products. Enabling our customers to run more simulations smarter and faster with optimization and supporting advanced visualization and data mining techniques is key. SiSoft will continue to make significant investments in electromagnetic and algorithmic modeling as well as leverage our technology and expertise amongst our products. We see serial links moving towards speeds of 56Gbps with PAM4 modulation and detailed modeling of vias and crosstalk being critical to accurate analysis. We see statistical analysis becoming a requirement on both serial and parallel interfaces. One thing we will continue to do better than any of our competition is work closely and collaboratively with our customers and their suppliers to ensure we bring the capability they need for their next generation designs.
SHAUGHNESSY: I appreciate your time.
KATZ: Thank you, Andy.
References
- “New SI Techniques for Large System Performance Tuning,” by Donald Telian, SiGuys, and Michael Steinberger and Barry Katz, SiSoft, DesignCon 2016.
- “Understanding IBIS-AMI Simulations,” by Douglas Burns, John Madsen, Todd Westerhoff, and Walter Katz, SiSoft, DesignCon 2015.
Page 2 of 2
Suggested Items
Micron First to Ship Critical Memory for AI Data Centers
05/01/2024 | MicronMicron Technology, Inc. announced it is leading the industry by validating and shipping its high-capacity monolithic 32Gb DRAM die-based 128GB DDR5 RDIMM memory in speeds up to 5,600 MT/s on all leading server platforms.
HQ NextPCB of HQ Electronics Debut on the International Stage for Electronics Manufacture at IPC APEX 2024
05/01/2024 | PRNewswireHQ NextPCB of HQ Electronics, a leading Chinese-based multilayer PCB manufacturer and assembly house showcased its industrial prowess on the international stage for the first time at the IPC APEX Expo 2024.
GPV’s Q1 2024 Interim Financial Report Shows Strong Navigation in Uncertain Times
05/01/2024 | GPVDanish-based GPV recorded an expected drop in sales to DKK 2.3 billion for the first quarter of 2024. The decline also affected the operating profit, which was DKK 155 million compared to DKK 179 million in the same quarter last year, although the EBITDA margin was maintained. In general, demand has been softer in 2024, but GPV continues to invest for the long-term and expects the trend to turn in the second half of 2024.
The Knowledge Base: A CM’s Perspective on Box Build Practices
04/30/2024 | Mike Konrad -- Column: The Knowledge BaseIn the ever-evolving landscape of electronics manufacturing, the box-build process stands out as a critical phase that bridges the gap between individual component manufacturing and the delivery of a fully functional electronic system. This intricate procedure, encompassing the assembly of everything from PCBs to wire harnesses and mechanical enclosures, demands a high level of precision, efficiency, and innovation. As the electronics assembly industry expands and diversifies, understanding the best practices within box-build assembly has become paramount for manufacturers aiming to stay ahead in a competitive market.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
04/26/2024 | Andy Shaughnessy, Design007 MagazineIn this week’s roundup, we have a variety of articles covering everything from design through assembly, and even box build. I’ve always wondered whether box build was all it was cracked up to be. Do customers really pick one EMS provider over another because one company offers box build? And if you’ve ever wanted to volunteer, IPC’s Thought Leaders Program is looking for a few good technologists to help them on their mission. Check out Stanton Rak’s article, which was published in the spring issue of IPC Community.