Connect the Dots: The Seven-year Etch

Reading time ( words)

As many of you probably already know, PCB etching seems like a simple task on the surface—the selective removal of material using an etching agent. However, quite a few things can go wrong during this process, such as over-etching, copper areas that detach from the board, issues with etching solution, and even accidental removal of critical components. Considered by many to be somewhat of an art form, PCB manufacturers work hard to create a better etching process (remember acid traps?). Adhering to best practice and continuous improvement is a must to help avoid issues with your finished board. In this column, we share our design tips for a better etching process.

Etching Process Overview

Once all of the layers are laminated together, the through-holes are drilled, the copper is plated (both electroless and electroplated), and the outer layer images are applied, it is time to physically create all of the traces and pads for a circuit board via the etching process.

Etching defines the distinctive routes of a PCB. It is also the process that tests the quality of a design by answering the design questions that will determine its functionality. Did you leave enough space? Are your traces wide enough?

PCB manufacture etching is a reductive process, not an additive process. The board starts with a consistent layer of copper throughout, and the etching process removes all unwanted copper. Now, if you think that sounds wasteful, don’t worry; the copper removed during etching is easily captured and recycled.

Remember that we start the PCB process with a fully copper-clad panel. After coating it in a light-sensitive polymer, we project high-intensity UV through an image of the PCB design that you carefully composed. A photoresist layer covers the areas where we want to remove the copper. It is a photo negative of the traces you want to keep.

To read this entire column, which appeared in the March 2020 issue of Design007 Magazine, click here.



Suggested Items

IPC-2581 Revision C: Complete Build Intent for Rigid-Flex

04/30/2021 | Ed Acheson, Cadence Design Systems
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.

Bridging the Simulation Tool Divide

04/12/2021 | I-Connect007 Editorial Team
Todd Westerhoff of Siemens EDA recently spoke with the I-Connect007 Editorial Team about the divide between users of high-powered enterprise simulation tools and those who need a more practical tool for everyday use, and how Siemens is working to bridge the gap. Todd also shared his views on why so many engineers do not use simulation, as well as advice for engineers just getting started with simulation tools.

Copyright © 2021 I-Connect007. All rights reserved.