Ambarella Adopts Cadence Clarity 3D Solver for AI Vision Processor Development


Reading time ( words)

Cadence Design Systems, Inc. announced that Ambarella, Inc. has adopted the Cadence Clarity 3D Solver for design of their next-generation AI vision processors.

Ambarella’s products are used in a wide variety of human and computer vision applications, including video security, advanced driver assistance systems (ADAS), electronic mirror, drive recorder, driver/cabin monitoring, autonomous driving and robotic applications.

Per a recent evaluation, an Ambarella computer vision (CV) system on chip (SoC) and PCB were run on the Cadence Clarity 3D Solver. Results of both simulations show that when there is no solid reference plane for high-speed signals, the Clarity 3D Solver identifies the Ambarella design defects and correct scattering parameter (S-parameter) response. For both simulations, the Clarity 3D Solver, a 3D electromagnetic solver using 32 CPUs, took just 29 hours to process the case with 202 ports running at 48 bits via a LPDDR4 interface on a geometrical combination of package and PCB layout design.

“Ambarella continuously upgrades our system design methodologies to stay ahead of the competition,” said Chan Lee, vice president of VLSI at Ambarella, Inc. “The speed, capacity and accuracy of the Cadence Clarity 3D Solver enable us to accelerate our design process and shorten our schedule. We expect that many of the likely challenges of our next-generation 5nm AI design project can be easily and quickly addressed with the Cadence Clarity 3D Solver.”

The Clarity 3D Solver harnesses state-of-the-art distributed multiprocessing technology to efficiently tackle electromagnetic (EM) challenges encountered when designing complex 3D structures. The innovative Clarity 3D Solver is integrated with Cadence’s chip, package and PCB design solutions as part of Cadence’s Intelligent System Design strategy.

Share

Print


Suggested Items

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.

Bridging the Simulation Tool Divide

04/12/2021 | I-Connect007 Editorial Team
Todd Westerhoff of Siemens EDA recently spoke with the I-Connect007 Editorial Team about the divide between users of high-powered enterprise simulation tools and those who need a more practical tool for everyday use, and how Siemens is working to bridge the gap. Todd also shared his views on why so many engineers do not use simulation, as well as advice for engineers just getting started with simulation tools.

Barry Olney’s High-Speed Simulation Primer

04/09/2021 | I-Connect007 Editorial Team
The I-Connect007 editorial team recently spoke with Barry Olney of iCD about simulation. Barry, a columnist for Design007 Magazine, explains why simulation tools can have such a steep learning curve, and why many design engineers are still not using simulation on complex high-speed designs.



Copyright © 2021 I-Connect007. All rights reserved.