Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design for TSMC
September 28, 2023 | Keysight Technologies, Inc.Estimated reading time: 3 minutes
Keysight Technologies, Inc., Synopsys, Inc., and Ansys announced a new reference flow for the TSMC N4PRF, the world's leading semiconductor foundry's advanced 4 nanometer (nm) radio frequency (RF) FinFET process technology. The reference flow is based on the Synopsys Custom Design Family, which provides a complete RF design solution for customers seeking an open RF design environment with higher predictive accuracy and productivity. It provides designers with a choice of best-in-class solutions and includes validated integrations with radio frequency integrated circuit (RFIC) design and interactive electromagnetic (EM) analysis tools from Keysight and EM modeling and signoff power integrity solutions from Ansys.
Next-generation wireless systems feature higher bandwidth, more connected devices, lower latency, and broader coverage. Design complexity of RF integrated circuits used for wireless data transmission such as transceivers and RF front-end components continues to grow. Higher circuit frequencies, smaller feature sizes, and complex layout-dependent-effects make high speed design physics challenging, requiring more accurate and comprehensive modeling and simulation to achieve the highest performance and robust product reliability.
The TSMC N4PRF design reference flow improves design turnaround time and layout productivity in the Synopsys Custom Compiler™ design and layout environment with rigorous validation using critical design components including low noise amplifiers (LNAs) and LC-tuned voltage controlled oscillators (LC VCOs). The reference flow features industry-leading tools that enable efficient passive device synthesis, EM model extraction, thermal-aware electromigration analysis extended to include device metal, and post-layout extraction with correct handling of circuit under inductor (CUI) structures.
In addition to Synopsys Custom Compiler, the open, modern reference flow incorporates:
Signoff accuracy circuit simulation performance from Synopsys PrimeSim™ simulation tools and PrimeSim™ Reliability Environment, and signoff physical verification and extraction solutions from Synopsys IC Validator™ and Synopsys StarRC™.
Ansys Totem™ provides thermal-aware signoff electromigration verification and power integrity analysis (EM/IR). RaptorX™ and Exalto™ provide electromagnetic modeling, with unique CUI features enabling significant area reductions. VeloceRF™ delivers fully automatic silicon layout synthesis for electromagnetic devices including multi-layer inductor spiral, baluns/transformers, and transmission lines.
Keysight PathWave ADS RFPro provides rapid, interactive EM-circuit co-simulation and analysis to find and fix layout-dependent-effects up front in the development cycle. PathWave RFIC design (GoldenGate) supports harmonic balance simulation in early chip design and verification process.
Niels Faché, Vice President and General Manager, Keysight EDA, said: "Keysight, Synopsys, and Ansys have expanded their strategic technology collaboration with TSMC to deliver the next level in RF design for TSMC's advanced 4nm RF technology. We've witnessed RF designers struggling to use older-generation solutions and flows that were never intended for today's WiFi-7 system-on-chip and RF subsystem designs. New layout-dependent-effects make detailed simulation and modeling that is signoff accurate a must-have. Other commercial tools and workflows do not always include these newest foundry requirements, and often lack the capacity to model modern analog designs with hundreds of coupled signal ports."
Sanjay Bali, Vice President Strategy and Product Management EDA Group, Synopsys, said: "Synopsys, Ansys, and Keysight have harnessed decades of expertise in custom analog, RF, and multi-physics design to reduce risk and accelerate success for our mutual customers. Our latest collaboration with Ansys and Keysight on the new RF design reference flow supporting TSMC's advanced N4P process provides an open and optimized flow that delivers exceptional quality-of-results for advanced WiFi-7 systems."
John Lee, Vice President and General Manager, Electronics, Semiconductor, Optics Business, Ansys, said, "Multiphysics raises novel challenges for our customers to optimize power, area, reliability, and performance as RF frequencies climb into the millimeter wave and sub-THz range. First-pass customer success depends upon applying best-in-class solutions across the design flow. Our partnership with Keysight and Synopsys is working closely with TSMC to make our industry-leading power integrity and electromagnetic modeling technology available in a custom design flow that responds to the needs of high-speed circuit designers."
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.